More Web Proxy on the site http://driver.im/

Article

A roadmap and vision for physical design

Author:

Andrew B. KahngAuthors Info & Claims

ISPD '02: Proceedings of the 2002 international symposium on Physical design

Pages 112 - 117

https://doi.org/10.1145/505388.505416

Published: 07 April 2002 Publication History

Abstract

This invited paper offers "roadmap and vision" for physical design. The main messages are as follows. (1) The high-level roadmap for physical design is static and well-known. (2) Basic problems remain untouched by fundamental research. (3) Academia should not overemphasize back- filling and formulation over innovation and optimization. (4) The physical design field must become more mature and efficient in how it prioritizes research directions and uses its human resources. (5) The scope of physical design must expand (up to package and system, down to manufacturing interfaces, out to novel implementation technologies, etc.), even as renewed focus is placed on basic optimization technology.

References

[1]

C. J. Alpert, L. Hagen and A. B. Kahng, "A Hybrid Multilevel/Genetic Approach for Circuit Partitioning", Proc. ACM SIGDA Physical Design Workshop, April 1996, pp. 100--105.

[2]

C. J. Alpert, J. H. Huang and A. B. Kahng, "Multilevel Circuit Partitioning", Proc. ACM/IEEE Design Automation Conf., 1997, pp. 530--533.

Digital Library

[3]

R. Brashears and A. B. Kahng, "Advanced Routing for Deep Submicron technologies", Computer Design, May 1997. http://www.computerdesign.com/Editorial/1997/05/supplement/597suprouting.html

[4]

M. Burstein and R. Pelavin, "Hierarchical Wire Routing", IEEE Trans. CAD 2(4) (1983), pp. 223--34.

Digital Library

[5]

A. E. Caldwell, A. B. Kahng, A. A. Kennings and I. L. Markov, "Hypergraph Partitioning for VLSI CAD: Methodology for Reporting, and New Results", Proc. ACM/IEEE Design Automation Conf., June 1999, pp. 349--354.

Digital Library

[6]

A. E. Caldwell, A. B. Kahng and I. L. Markov, "Toward CAD- IP Reuse: A Web Bookshelf of Fundamental CAD Algorithms", IEEE Design and Test, May 2002.

Digital Library

[7]

A. E. Caldwell, A. B. Kahng and I. L. Markov, "Can Recursive Bisection Alone Produce Routable Placements?", Proc. ACM/ IEEE Design Automation Conf., 2000, pp. 477--482. (Cf. the "quadratic placement revisited" work as well.)

Digital Library

[8]

Y. Cao, P. Gupta, A. B. Kahng, D. Sylvester and J. Yang, "Toward a Framework for Assessing the Impact of Variability in Nanometer Design", manuscript, 2001.

[9]

The International Technology Roadmap for Semiconductors, 2001 edition, International Sematech, Austin, Texas, December 2001. http://public.itrs.net/

[10]

A. B. Kahng, "Classical Floorplanning Harmful?", Proc. Intl. Symp. on Physical Design, April 2000, pp. 207--213. See talk slides at http://vlsicad.ucsd.edu/papers/slides/ispd00-cfh.ppt

Digital Library

[11]

A. B. Kahng, "Design- Process Integration and Shared Red Bricks", Proc. Design and Process Integration for Microelectronic Manufacturing, SPIE vol. 4692, March 2002.

[12]

A. B. Kahng, "The Road Ahead" (column), IEEE Design and Test, 2002.

[13]

A. B. Kahng, various talks, http://vlsicad.ucsd.edu/~abk/TALKS/.

[14]

A. B. Kahng and Y. C. Pati, "Subwavelength Optical Lithography: Challenges and Impact on Physical Design", Proc. Intl. Symp. on Physical Design, April 1999, pp. 112--119. See http://vlsicad.ucsd.edu/ISPD99TUTORIAL/ispdtutorial.ppt (similar presentation material is in http://vlsicad.ucsd.edu/ISQED00TUTORIAL/isqed2000tutorial-abk. ppt).

Digital Library

[15]

A. B. Kahng and G. Smith, "A New Design Cost Model for the 2001 ITRS", Proc. ISQED, March 2002.

Digital Library

[16]

G. Karypis, R. Aggarwal, V. Kumar and S. Shekhar, "Multilevel Hypergraph Partitioning: Application in VLSI Domain", Proc. ACM/IEEE Design Automation Conference, 1997, pp. 526--529.

Digital Library

[17]

M. D. Levenson, J. S. Petersen, D. G. Gerold and C. A. Mack, "Phase Phirst! An Improved Strong-PSM Paradigm", Proc. 20th Annual BACUS Symposium on Photomask Technology, Monterey, CA, USA, 13--15 Sept. 2000, SPIE vol. 4186, pp. 395--404.

[18]

R. Nair, "A Simple Yet Effective Technique for Global Wiring", IEEE Trans. on CAD 6( 6) (1987), pp. 165--172.

Digital Library

[19]

N. R. Quinn and M. A. Breuer, "A Force- Directed Component Placement Procedure for Printed Circuit Boards", IEEE Trans. on Circuits and Systems 26(6) (1979), pp. 377--88.

[20]

S. Savage, "On the Biodiversity of SIGCOMM", 2000 ACM SIGCOMM Outrageous Opinions, Stockholm, Sweden, August 2000.

[21]

S. Savage, "On the Caching and Prefetching of Program Committees", 1999 ACM SIGCOMM Outrageous Opinions, Cambridge, MA, September 1999.

[22]

L. Scheffer, "We're Solving the Wrong Problems", Proc. 6th Physical Design Workshop, April 1996, Reston, Virginia, pp. 89--91.

[23]

L. Scheffer, "A Roadmap of CAD Tool Changes for Sub- Micron Interconnect Problems", Proc. Intl. Symp. on Physical Design, 1997, pp. 104--109.

Digital Library

[24]

B. S. Ting and B. N. Tien, "Routing Techniques for Gate Array", IEEE Trans. on CAD 2(4) (1983), pp. 301--312.

Digital Library

[25]

P.-S. Tseng and C. Sequin, "Codar: A Congestion- Directed General Area Router", Proc. ICCAD, 1988, pp. 30--33.

[26]

http://www.chipcenter.com/eda/dacfiles/ppt/DAC99-Avant3.ppt

[27]

http://www.eetimes.com/dac98/news tera.html

[28]

http://www.synopsys.com/products/layout/floorplancs.html (last modified October 13, 1997).

[29]

http://www.xinitiative.org

[30]

Workshop on Duplicating, Deconstructing, and Debunking (held in association with the Intl. Symp. on Computer Architecture), http://www.ece.wisc.edu/~wddd.

Cited By

Kang ICheng COzdal MChu C(2017)Physical Layout after Half a CenturyProceedings of the 2017 ACM on International Symposium on Physical Design10.1145/3036669.3038251(123-128)Online publication date: 19-Mar-2017
https://dl.acm.org/doi/10.1145/3036669.3038251
Lu JTaskin B(2010)Post-CTS delay insertionVLSI Design10.1155/2010/4518092010(1-9)Online publication date: 1-Jan-2010
https://dl.acm.org/doi/10.1155/2010/451809
Kurtas STaskin B(2008)Statistical timing analysis of nonzero clock skew circuits2008 51st Midwest Symposium on Circuits and Systems10.1109/MWSCAS.2008.4616872(605-608)Online publication date: Aug-2008
https://doi.org/10.1109/MWSCAS.2008.4616872
Show More Cited By

Index Terms

A roadmap and vision for physical design

Recommendations

High-confidence cyber-physical co-design
Special Issue on the Work-in-Progress (WiP) session of the 33rd IEEE Real-Time Systems Symposium (RTSS'12)

Cyber-physical systems (CPS) [4] are characterized by combining computations, networks, and physical processes. Engineering cyber-physical systems is not new; high-end automobiles have for decades included complex embedded systems that interact with the ...
ISPD '08: Proceedings of the 2008 international symposium on Physical design
ISPD '09: Proceedings of the 2009 international symposium on Physical design

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ISPD '02: Proceedings of the 2002 international symposium on Physical design

April 2002

216 pages

ISBN:1581134606

DOI:10.1145/505388

General Chair:
Sachin Sapatnekar
University of Minnesota
,
Program Chair:
Massoud Pedram
USC

Copyright © 2002 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 07 April 2002

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ISPD02

Sponsor:

SIGDA

ISPD02: International Symposium on Physical Design

April 7 - 10, 2002

CA, San Diego, USA

Acceptance Rates

Overall Acceptance Rate 62 of 172 submissions, 36%

Upcoming Conference

ISPD '25

Sponsor:
sigda

International Symposium on Physical Design

March 16 - 19, 2025

Austin , TX , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
363
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)0

Reflects downloads up to 02 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Kang ICheng COzdal MChu C(2017)Physical Layout after Half a CenturyProceedings of the 2017 ACM on International Symposium on Physical Design10.1145/3036669.3038251(123-128)Online publication date: 19-Mar-2017
https://dl.acm.org/doi/10.1145/3036669.3038251
Lu JTaskin B(2010)Post-CTS delay insertionVLSI Design10.1155/2010/4518092010(1-9)Online publication date: 1-Jan-2010
https://dl.acm.org/doi/10.1155/2010/451809
Kurtas STaskin B(2008)Statistical timing analysis of nonzero clock skew circuits2008 51st Midwest Symposium on Circuits and Systems10.1109/MWSCAS.2008.4616872(605-608)Online publication date: Aug-2008
https://doi.org/10.1109/MWSCAS.2008.4616872
Taskin BJianchao Lu (2008)Post-CTS delay insertion to fix timing violations2008 51st Midwest Symposium on Circuits and Systems10.1109/MWSCAS.2008.4616741(81-84)Online publication date: Aug-2008
https://doi.org/10.1109/MWSCAS.2008.4616741
Hatyrnaz IBadel SPazos NLeblebici Y(2007)Predictable system interconnects through accurate early wire characterization2007 IEEE International SOC Conference10.1109/SOCC.2007.4545476(287-290)Online publication date: Sep-2007
https://doi.org/10.1109/SOCC.2007.4545476
Kurokawa AOno NKage TMasuda HImai M(2004)DEPOGITProceedings of the 2004 Asia and South Pacific Design Automation Conference10.5555/1015090.1015218(517-522)Online publication date: 27-Jan-2004
https://dl.acm.org/doi/10.5555/1015090.1015218
Kurokawa AOno NKage TMasuda H(2004)DEPOGIT: dense power-ground interconnect architecture for physical design integrityASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)10.1109/ASPDAC.2004.1337629(517-522)Online publication date: 2004
https://doi.org/10.1109/ASPDAC.2004.1337629

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten