[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.1145/3132402.3132424acmotherconferencesArticle/Chapter ViewAbstractPublication PagesmemsysConference Proceedingsconference-collections
research-article
Open access

Do superconducting processors really need cryogenic memories?: the case for cold DRAM

Published: 02 October 2017 Publication History

Abstract

Cryogenic, superconducting digital processors offer the promise of greatly reduced operating power for server-class computing systems. This is due to the exceptionally low energy per operation of Single Flux Quantum circuits built from Josephson junction devices operating at the temperature of 4 Kelvin. Unfortunately, no suitable same-temperature memory technology yet exists to complement these SFQ logic technologies. Possible memory technologies are in the early stages of development but will take years to reach the cost per bit and capacity capabilities of current semiconductor memory. We discuss the pros and cons of four alternative memory architectures that could be coupled to SFQ-based processors. Our feasibility studies indicate that cold memories built from CMOS DRAM and operating at 77K can support superconducting processors at low cost-per-bit, and that they can do so today.

References

[1]
M. Harris, "Inside Pascal: NVIDIA's Newest Computing Platform," 19 June 2016. {Online}. Available: https://devblogs.nvidia.com/parallelforall/inside-pascal/. {Accessed 20 April 2017}.
[2]
Y. Sverdlik, "Here's how much energy all US data centers consume," 27 June 2016. {Online}. Available: http://www.datacenterknowledge.com/achives/2016/06/27/heres-how-much-energy-all-us-data-centers-consume/. {Accessed 14 April 2017}.
[3]
MIT Lincoln Laboratory, "Forecasting Superconductive Electronics Technology," The Next Wave, vol. 23, no. 3, p. 11, 2014.
[4]
IBM, {Online}. Available: https://www03.ibm.com/press/us/en/pressrelease/51740.wss.
[5]
M. A. Manheimer, "Cryogenic Computing Complexity Program: Phase 1 Introduction," IEEE Transactions on Applied Superconductivity, vol. 25, no. 3, p. 1301704, March 2015.
[6]
F. Bedard, N. K. Welker, G. R. Cotter, M. A. Escavage, and J. T. Pinkston, "Superconducting Technology Assessment," National Security Agency Office of Corporate Assessments, 2005.
[7]
L. Ye, D. B. Gopman, L. Rehm, D. Backes, G. Wolf, T. Ohki, A. F. Kirichenko, I. V. Vernik, O. A. Mukhanov, and A. D. Kent, "Spin-transfer switching of orthogonal spin-valve devices at cryogenic temperatures," IOP Journal of Applied Physics, vol. 115, no. 17, p. 17C725, February 2014.
[8]
D. S. Holmes, A. L. Ripple, and M. A. Manheimer, "Energy-Efficient Superconducting Computing---Power Budgets and Requirements," IEEE Transactions on Applied Superconductivity, vol. 23, no. 3, p. 1701610, June 2013.
[9]
T. V. Duzer, L. Zheng, S. R. Whitely, H. Kim, J. Kim, X. Meng, and T. Ortlepp, "64-kb Hybrid Josephson-CMOS 4 Kelvin RAM With 400 ps Access Time and 12 mW Read Power," IEEE Transactions on Applied Superconductivity, vol. 23, no. 3, p. 1700504, June 2013.
[10]
C. Lefurgy, K. Rajamani, F. Rawson, M. Kistler, and T. W. Keller, "Energy management for commercial servers," IEEE Computer, vol. 36, no. 12, pp. 39--48, December 2003.
[11]
L. Barroso and U. Hőzle, "The datacenter as a computer: An introduction to the design of warehouse-scale machines," Synthesis Lectures on Computer Architecture, vol. 4, no. 1, pp. 1--108, 2009.
[12]
S. Borkar, The Exascale Challenge, keynote, in International Symposium on VLSI Design, Automation and Test, pp. 2--3, April 2011.
[13]
J. Liu, B. Jaiyen, R. Veras, and O. Mutlu, "RAIDR: Retention-aware intelligent DRAM refresh," in International Symposium on Computer Architecture, pp. 1--12, June 2012.
[14]
R. Newrock, "What are Josephson junctions? How do they work?" 2017. {Online}. Available: https://www.scientificamerican.com/article/what-are-josephson-juncti/. {Accessed 4 May 2017}.
[15]
D. S. Holmes, A. M. Kadin, and M. W. Johnson, "Superconducting Computing in Large-Scale Hybrid Systems," IEEE Computer, vol. 48, no. 12, pp. 34--42, December 2015.
[16]
L. Liu, C.-F. Pai, H. W. Tseng, D. C. Ralph, and R. A. Buhrman, "Spin-Torque Switching with the Giant Spin Hall Effect of Tantalum," Science, vol. 336, no. 6081, pp. 555--558, 4 May 2012.
[17]
B. M. Niedzielski, S. G. Diesch, E. C. Gingrich, Y. Wang, R. Loloee, W. P. Pratt, and N. O. Birge, "Use of Pd-Fe and Ni-Fe-Nb as Soft Magnetic Layers in Ferromagnetic Josephson Junctions for Nonvolatile Cryogenic Memory," IEEE Transactions on Applied Superconductivity, vol. 24, no. 4, p. 1800307, August 2014.
[18]
M. A. El Qader, R. K. Singh, S. N. Galvin, L. Yu, J. M. Rowell, and N. Newman, "Switching at small magnetic fields in Josephson junctions fabricated with ferromagnetic barrier layers," Applied Physics Letters, vol. 104, p. 022602, January 2014.
[19]
B. Baek, W. H. Rippard, S. P. Benz, S. E. Russek, and P. D. Dresselhaus, "Hybrid superconducting-magnetic memory device using competing order parameters," Nature Communications, vol. 5, pp. 1--6, May 2014.
[20]
R. Fang, W. Chen, L. Gao, W. Yu, and S. Yu, "Low-Temperature Characteristics of HfOx-Based Resistive Random Access Memory," IEEE IEEE Electron Device Letters, vol. 36, no. 6, pp. 567--569, June 2015.
[21]
S. Pagano, N. Martucciello, F. Bobba, G. Carapella, C. Attanasio, C. Cirillo, R. Cristiano, M. Lisitskiy, M. Ejrnaes, G. P. Pepe, and L. Parlato, "Proposal for a Nanoscale Superconductive Memory," IEEE Transactions on Applied Superconductivity, vol. 27, no. 4, p. 1801004, June 2017.
[22]
I. D. Conway, J. I. Colless, J. M. Hornibrook, S. J. Pauka, S. J. Waddy, M. K. Frechtling, and D. J. Reilly, "An FPGA-based instrumentation platform for use at deep cryogenic temperatures," AIP Review of Scientific Instruments, vol. 87, no. 1, January 2016.
[23]
T. Chen, C. Zhu, L. Najafizadeh, B. Jun, A. Ahmed, R. Diestelhorst, G. Espinel, and J. D. Cressler, "CMOS reliability issues for emerging cryogenic Lunar electronics applications," Solid-State Electronics, vol. 50, no. 6, pp. 959--963, June 2006.
[24]
B. Xie, B. Li, J. Bi, J. Bu, C. Wu, B. Li, Z. Han, and J. Luo, "Effect of cryogenic temperature characteristics on 0.18μm silicononinsulator devices," Chinese Physics B, vol. 25, no. 7, p. 078501, 2016.
[25]
T. Vogelsang, "Understanding the Energy Consumption of Dynamic Random Access Memories," in International Symposium on Microarchitecture, pp. 363--374, December 2010.
[26]
J. F. Gibbons and W. E. Beadle, "Switching properties of thin NiO films," Solid-State Electronics, vol. 7, no. 11, pp. 785--790, November 1964.
[27]
R. Neale, "Showtime for the Micron-Sony 16Gb ReRAM," EE Times, 4 March 2014. {Online}. Available: http://www.eetimes.com/author.asp?doc_id=1321276. {Accessed 4 May 2017}.
[28]
S. Sills, S. Yasuda, A. Calderoni, C. Cardon, J. Strand, K. Aratani, and N. Ramaswamy, " Challenges for high-density 16Gb ReRAM with 27nm technology," in IEEE Symposium on VLSI Circuits, pp. T106--T107, June 2015.
[29]
S. Blonkowski and T. Cabout, "Bipolar resistive switching from liquid helium to room temperature," IOP Journal of Physics D: Applied Physics, vol. 48, no. 34, p. 345101, September 2015.
[30]
C. Walczyk, D. Walczyk, T. Schroeder, T. Bertraud, M. Sowinska, M. Lukosius, M. Frashke, D. Wolansky, B. Tillack, E. Miranda, and C. Wenger, "Impact of Temperature on the Resistive Switching Behavior of Embedded HfO2-Based RRAM Devices," IEEE Transactions on Electron Devices, vol. 58, no. 9, pp. 3124--3131, September 2011.
[31]
K. L. Wang, J. G. Alzate, and P. K. Amiri, "Low-power non-volatile spintronic memory: STT-RAM and beyond," IOP Journal of Physics D: Applied Physics, vol. 46, no. 7, pp. 074003:1--10, January 2013.

Cited By

View all
  • (2024)CoolDC: A Cost-Effective Immersion-Cooled Datacenter with Workload-Aware Temperature ScalingACM Transactions on Architecture and Code Optimization10.1145/366492521:3(1-27)Online publication date: 14-May-2024
  • (2024)Quantum Computing Gate Emulation Using CMOS Oscillatory Cellular Neural NetworksIEEE Transactions on Circuits and Systems II: Express Briefs10.1109/TCSII.2024.339784671:10(4541-4545)Online publication date: Oct-2024
  • (2024)De-Embedding Technology for Active and Passive Device Testing Used in the Microwave and Terahertz Bands: A Review: An Overview of Different De-Embedding TechniquesIEEE Microwave Magazine10.1109/MMM.2023.334098925:3(70-83)Online publication date: Mar-2024
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Other conferences
MEMSYS '17: Proceedings of the International Symposium on Memory Systems
October 2017
409 pages
ISBN:9781450353359
DOI:10.1145/3132402
Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 02 October 2017

Check for updates

Qualifiers

  • Research-article

Conference

MEMSYS 2017

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)298
  • Downloads (Last 6 weeks)25
Reflects downloads up to 09 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2024)CoolDC: A Cost-Effective Immersion-Cooled Datacenter with Workload-Aware Temperature ScalingACM Transactions on Architecture and Code Optimization10.1145/366492521:3(1-27)Online publication date: 14-May-2024
  • (2024)Quantum Computing Gate Emulation Using CMOS Oscillatory Cellular Neural NetworksIEEE Transactions on Circuits and Systems II: Express Briefs10.1109/TCSII.2024.339784671:10(4541-4545)Online publication date: Oct-2024
  • (2024)De-Embedding Technology for Active and Passive Device Testing Used in the Microwave and Terahertz Bands: A Review: An Overview of Different De-Embedding TechniquesIEEE Microwave Magazine10.1109/MMM.2023.334098925:3(70-83)Online publication date: Mar-2024
  • (2024)Superconductive Electronics: A 25-Year Review [Feature]IEEE Circuits and Systems Magazine10.1109/MCAS.2024.337649224:2(16-33)Online publication date: Oct-2025
  • (2024)Forming and Resistive Switching of HfO₂-Based RRAM Devices at Cryogenic TemperatureIEEE Electron Device Letters10.1109/LED.2024.348587345:12(2391-2394)Online publication date: Dec-2024
  • (2024)A Benchmark of Cryo-CMOS Embedded SRAM/DRAMs in 40-nm CMOSIEEE Journal of Solid-State Circuits10.1109/JSSC.2024.338569659:7(2042-2054)Online publication date: Jul-2024
  • (2024)Voltage-controlled cryogenic Boolean logic gates based on ferroelectric SQUID and heater cryotronJournal of Applied Physics10.1063/5.0172531135:1Online publication date: 5-Jan-2024
  • (2023)Ternary In-Memory Computing with Cryogenic Quantum Anomalous Hall Effect MemoriesProceedings of the Great Lakes Symposium on VLSI 202310.1145/3583781.3590236(521-526)Online publication date: 5-Jun-2023
  • (2023)Fowler–Nordheim Stress-Induced Degradation of Buried-Channel-Array Transistors in DRAM Cell for Cryogenic Memory ApplicationsIEEE Transactions on Electron Devices10.1109/TED.2022.322102870:1(48-52)Online publication date: Jan-2023
  • (2023)Analysis of a-InGaZnO TFT Threshold Voltage Instability and Mobility Boosting by Current Stress at a Cryogenic TemperatureIEEE Electron Device Letters10.1109/LED.2022.322153744:1(88-91)Online publication date: Jan-2023
  • Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media