Article

A self-optimizing embedded microprocessor using a loop table for low power

Authors:

Frank Vahid,

Ann Gordon-RossAuthors Info & Claims

ISLPED '01: Proceedings of the 2001 international symposium on Low power electronics and design

Pages 219 - 224

https://doi.org/10.1145/383082.383138

Published: 06 August 2001 Publication History

Get Access

References

[1]

Bellas, N.; Hajj, I.; Polychronopoulos, C.; Stamoulis, G. Energy and Performance Improvements in Microprocessor Design Using a Loop Cache. International Conference on Computer Design, pp. 378-383, 1999.

Digital Library

Google Scholar

[2]

Fisher, J.A. Customized Instruction-Sets for Embedded Processors. Design Automation Conference, pp. 253-257, 1999.

Digital Library

Google Scholar

[3]

Friendly, D., S. Patel, Y. Patt. Putting the Fill Unit to Work: Dynamic Optimizations for Trace Cache Microprocessors. ACM/IEEE International Symposium on Microarchitecture, 1998.

Digital Library

Google Scholar

[4]

Gonzalez, R.E. Xtensa: A Configurable and Extensible Processor. IEEE Micro, pp. 60-70, 2000. Also see Tensillica Corp., http://www.tensillica.com.

Digital Library

Google Scholar

[5]

Ishihara, T., H. Yasuura. A Power Reduction Technique with Object Code Merging for Application Specific Embedded Processors. Design Automation and Test in Europe, March 2000.

Digital Library

Google Scholar

[6]

Kiefendorff, K. Transistor Budgets Go Ballistic. Microprocessor Report, Volume 12, Number 10, August 1998, pp. 34-43.

Google Scholar

[7]

Kin, J., M. Gupta, W. Mangione-Smith. The Filter Cache: An Energy Efficient Memory Structure. International Symposium on Microarchitecture, pp. 184-193, December 1997.

Digital Library

Google Scholar

[8]

Klaiber, A. The Technology Behind Crusoe Processors. Transmeta Corporation White Paper, January 2000.

Google Scholar

[9]

Kucukcakar, K. An ASIP Design Methodology for Embedded Systems. Int. Workshop on Hardware/Software Codesign, pp. 17-21, 1999.

Digital Library

Google Scholar

[10]

Lee, L. H., B. Moyer, J. Arends. Instruction Fetch Energy Reduction Using Loop Caches For Embedded Applications with Small Tight Loops. International Symposium On Low Power Electronics and Design, 1999.

Digital Library

Google Scholar

[11]

Malik, A., B. Moyer, D. Cermak. A Low Power Unified Cache Architecture Providing Power and Performance Flexibility. Int. Symposium on Low Power Electronics and Design, pp. 241-243, 2000.

Digital Library

Google Scholar

[12]

Semiconductor Industry Association. International Technology Roadmap for Semiconductors: 1999 edition. Austin, TX:International SEMATECH, 1999.

Google Scholar

[13]

Stitt, G., F. Vahid, T. Givargis and R. Lysecky. A First Step Towards an Architecture Tuning Methodology for Llow Power. International Conference on Compilers, Architectures and Synthesis for Embedded Systems, 2000.

Digital Library

Google Scholar

[14]

Synopsys Inc., http://www.synopsys.com.

Google Scholar

[15]

Triscend Corporation, http://www.triscend.com.

Google Scholar

[16]

Vahid, F. and T. Givargis. Platform Tuning for Embedded Systems Design. IEEE Computer, Vol. 34, No. 3, pp. 112-114, March 2001. Also see The UCR Dalton Project, http://www.cs.ucr.edu/~dalton.

Digital Library

Google Scholar

Cited By

View all

Baums AZaznova N(2008)Power optimization of embedded real-time systems and their adaptabilityAutomatic Control and Computer Sciences10.3103/S014641160803007342:3(153-162)Online publication date: 27-Jul-2008
https://doi.org/10.3103/S0146411608030073
Finc MZemva A(2005)Profiling soft-core processor applications for hardware/software partitioningJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2004.11.00251:5(315-329)Online publication date: 1-May-2005
https://dl.acm.org/doi/10.1016/j.sysarc.2004.11.002
Finc MZemva A(2005)A systematic approach to profiling for hardware/software partitioningComputers and Electrical Engineering10.1016/j.compeleceng.2004.07.00331:2(93-111)Online publication date: 1-Mar-2005
https://dl.acm.org/doi/10.1016/j.compeleceng.2004.07.003
Show More Cited By

Index Terms

A self-optimizing embedded microprocessor using a loop table for low power
1. Hardware

Recommendations

Propagating constants past software to hardware peripherals on fixed-application embedded systems
Compilers and operating systems for low power

Many embedded systems include a microprocessor that executes a single program for the lifetime of the system. These programs often contain constants used to initialize control registers in peripheral hardware components. Now that peripherals are often ...
Dynamic hardware/software partitioning: a first approach
DAC '03: Proceedings of the 40th annual Design Automation Conference

Partitioning an application among software running on a microprocessor and hardware co-processors in on-chip configurable logic has been shown to improve performance and energy consumption in embedded systems. Meanwhile, dynamic software optimization ...
Propagating constants past software to hardware peripherals in fixed-application embedded systems
Special Issue: PACT 2001 workshops

Many embedded systems include a microprocessor that executes a single program for the lifetime of the system. These programs often contain constants used to initialize control registers in peripheral hardware components. Now that peripherals are often ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ISLPED '01: Proceedings of the 2001 international symposium on Low power electronics and design

August 2001

393 pages

ISBN:1581133715

DOI:10.1145/383082

Chairmen:
Enrico Macii
Politecnico di Torino, Turin, Italy
,
Vivek De
Intel Corporation, Hillsboro, OR
,
Mary Jane Irwin
Penn State Univ., University Park

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 06 August 2001

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

ISLPED01

Sponsor:

SIGDA

ISLPED01: International Symposium on Low Power Electronics and Design

California, Huntington Beach, USA

Acceptance Rates

ISLPED '01 Paper Acceptance Rate 73 of 194 submissions, 38%;

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
484
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 03 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Baums AZaznova N(2008)Power optimization of embedded real-time systems and their adaptabilityAutomatic Control and Computer Sciences10.3103/S014641160803007342:3(153-162)Online publication date: 27-Jul-2008
https://doi.org/10.3103/S0146411608030073
Finc MZemva A(2005)Profiling soft-core processor applications for hardware/software partitioningJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2004.11.00251:5(315-329)Online publication date: 1-May-2005
https://dl.acm.org/doi/10.1016/j.sysarc.2004.11.002
Finc MZemva A(2005)A systematic approach to profiling for hardware/software partitioningComputers and Electrical Engineering10.1016/j.compeleceng.2004.07.00331:2(93-111)Online publication date: 1-Mar-2005
https://dl.acm.org/doi/10.1016/j.compeleceng.2004.07.003
Possamai Bastos RLima Kastensmidt FReis R(2005)Designing low-power embedded software for mass-produced microprocessor by using a loop table in on-chip memoryProceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation10.1007/11556930_7(59-68)Online publication date: 21-Sep-2005
https://dl.acm.org/doi/10.1007/11556930_7
Kavvadias NNikolaidis S(2002)Parametric architecture for implementing multimedia algorithms2002 14th International Conference on Digital Signal Processing Proceedings. DSP 2002 (Cat. No.02TH8628)10.1109/ICDSP.2002.1028322(1261-1264)Online publication date: 2002
https://doi.org/10.1109/ICDSP.2002.1028322

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

References

Cited By

Index Terms

Recommendations

Propagating constants past software to hardware peripherals on fixed-application embedded systems

Dynamic hardware/software partitioning: a first approach

Propagating constants past software to hardware peripherals in fixed-application embedded systems

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations