More Web Proxy on the site http://driver.im/

Article

Power optimization and management in embedded systems

Author:

Massoud PedramAuthors Info & Claims

ASP-DAC '01: Proceedings of the 2001 Asia and South Pacific Design Automation Conference

Pages 239 - 244

https://doi.org/10.1145/370155.370333

Published: 30 January 2001 Publication History

Abstract

Power-efficient design requires reducing power dissipation in all parts of the design and during all stages of the design process subject to constraints on the system performance and quality of service (QoS). Power-aware high-level language compilers, dynamic power management policies, memory management schemes, bus encoding techniques, and hardware design tools are needed to meet these often-conflicting design requirements. This paper reviews techniques and tools for power-efficient embedded system design, considering the hardware platform, the application software, and the system software. Design examples from an Intel StrongARM based system are provided to illustrate the concepts and the techniques. This paper is not intended as a comprehensive review, rather as a starting point for understanding power-aware design methodologies and techniques targeted toward embedded systems.

References

[1]

V. Tiwari, S. Malik, and A. Wolfe, "Power analysis of embedded software: A first step towards software power minimization," Proc. Int. Conf. Computer-Aided Design, Nov. 1994.

Digital Library

[2]

T. Sato, Y. Ootaguro, M. Nagamatsu, and H.Tago, "Evaluation of architecture-level power estimation for CMOS RISC processors," Proc. Int. Symp. Low Power Electronics, pages 44-45, Oct. 1995.

[3]

C.-T.Hsieh,M.Pedram,G.Mehta,andF.Rastgar, "Profile-driven program synthesis for evaluation of system power dissipation," Proc. Design Automation Conf., pages 576-581, June 1997.

Digital Library

[4]

Y. Li and J.Henkel, "A framework for estimating and minimizing energy dissipation of embedded HW/SW systems," Proc. Design Automation Conf., pages 188-193, June 1998.

Digital Library

[5]

C-T. Hsieh and M. Pedram, "Micro-processor power estimation using profile-driven program synthesis,'' IEEE Trans. on Computer Aided Design, Vol. 17, No. 11, pages 1080-1089, Nov. 1998.

Digital Library

[6]

T. Simunic, L. Benini, and G. De Micheli, "Cycleaccurate simulation of energy consumption in embedded systems," Proc. Design Automation Conf., pages 867-872, June 1999.

Digital Library

[7]

L. Benini and G. De Micheli, "System-level power optimization: Techniques and tools," Proc. Int. Symp. Low Power Electronics and Design, Aug. 1999.

Digital Library

[8]

V. Tiwari, S. Malik, and A. Wolfe, "Compilation techniques for low energy: An overview," Proc. Int. Symp. Low Power Electronics, pages 38-39, Oct. 1994.

[9]

T. Simunic, G. De Micheli, and L. Benini, "Energyefficient design of battery-powered embedded systems," Proc. Int. Symp. Low Power Electronics and Design,Aug. 1999.

Digital Library

[10]

F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele, and H. De Man, "Global communication and memory optimizing transformations for low power signal processing systems," Proc. Int. Wkshp. on Low Power Design, pages 203-208, Apr. 1994.

[11]

J. L. da Silva, F. Catthoor, D. Verkest, and H. De Man, "Power exploration for dynamic data types through virtual memory management refinement," Proc. Int. Symp. Low Power Electronics and Design, Aug. 1999.

Digital Library

[12]

C. L. Su, C-Y. Tsui and A. M. Despain, "Low power architecture design and compilation techniques for highperformance processors," Proc.IEEE Compcon, pages 489-498, 1994.

[13]

V. Tiwari, S. Malik and A. Wolfe, "Instruction level power analysis and optimization of software," Journal of VLSI Signal Processing, pages 1-18, 1996.

Digital Library

[14]

M. Srivastava, A. Chandrakasan, and R. Brodersen, "Predictive system shutdown and other architectural techniques for energy effcient programmable computation," IEEE Trans. on VLSI Systems,Vol.4,No. 1 (1996), pages 42-55.

Digital Library

[15]

C.-H. Hwang and A. Wu, "A predictive system shutdown method for energy saving of event-driven computation," Proc. Int. Conf. on Computer Aided Design, pages 28-32, November 1997.

Digital Library

[16]

L.Benini,A.Bogliolo,G.A.Paleologoand G.De Micheli, "Policy optimization for dynamic power management," IEEE Trans. on Computer-Aided Design, Vol. 18, No. 6 (1999), pages 813-833.

Digital Library

[17]

E. Chung, L. Benini and G. De Micheli, "Dynamic power management for non stationary service requests", Proc. Design and Test in Europe Conference, pages 77-81, March 1999.

Digital Library

[18]

Q. Qiu and M. Pedram, "Dynamic power management based on continuous-time Markov decision processes," Proc. 36th Design Automation Conf., pages 555-561, June 1999.

Digital Library

[19]

Q. Qiu, Q. Wu and M. Pedram, "Stochastic modeling of a power-managed system: Construction and optimization," Proc. Symp. on Low Power Electronics and Design, pages 194-199, August 1999.

Digital Library

[20]

L. Kleinrock, Queueing Systems. Volume I: Theory, Wiley-Interscience, New York, 1981.

[21]

T. Simunic, L. Benini, and G. De Micheli, "Dynamic Power Management of Laptop Hard Disk", Proc. Design Automation and Test in Europe, 2000.

Digital Library

[22]

Y. Lu, E. Chung, T. Simunic, L. Benini, and G. De Micheli, "Quantitative Comparison of Power Management Algorithms", Proc. Design Automation and Test in Europe, 2000.

Digital Library

[23]

Q. Qiu, Qing Wu, and M. Pedram, "Dynamic Power Management of Complex Systems Using Generalized Stochastic Petri Nets", Proc. the Design Automation Conference, Jun. 2000.

Digital Library

[24]

C.L.Su,C.Y.Tsui,and A.M.Despain,"Savingpowerin the control path of embedded processors," IEEE Design and Test of Computers, Vol. 11, No. 4 (1994), pages 24- 30.

Digital Library

[25]

H. Mehta, R. M. Owens, and M. J. Irwin, "Some issues in gray code addressing," Proc. Great Lakes Symposium on VLSI, Ames, IA, USA, pages 178-181, Mar. 1996.

Digital Library

[26]

L. Benini, G. DeMicheli, E. Macii, D. Sciuto, and C. Silvano, "Address bus encoding techniques for systemlevel power optimization," Proc. Design Automation and Test in Europe, pages 861-866, February 1998.

Digital Library

[27]

W-C. Chung and M. Pedram, "Power-optimal encoding for DRAM address bus," Proc. Symposium on Low Power Electronics and Design, pages 250-252, July 2000.

Digital Library

[28]

M. R. Stan, W. P. Burleson, "Bus-Invert Coding for Low- Power I/O," IEEE Transactions on VLSI Systems,Vol.3, No. 1, pages 49-58, Jan. 1995.

Digital Library

[29]

K. Kim and P. A. Beerel, "A low-power matrix transposer using MSB-controlled inversion coding," The First IEEE Asia Pacific Conference on ASIC, pages 194-197, 1999.

[30]

E. Musoll, T. Lang, and J. Cortadella, "Exploiting the locality of memory references to reduce the address bus energy," Proc. Symposium on Low Power Electronics and Design, pages 202-207, August 1997.

Digital Library

[31]

L. Benini, G. DeMicheli, E. Macii, M. Poncino, and S. Quer, "System-level power optimization of special purpose applications: The beach solution," Proc. Symposium on Low Power Electronics and Design, pages 24-29, August 1997.

Digital Library

[32]

Y. Shin and K. Choi, "Narrow bus encoding for lower power systems," Proc. Asia and South Pacific Design Automation Conf, pages 217-220, 2000.

Digital Library

[33]

M. R. Stan and W. P. Burleson, "Limited-weight codes for low-power I/O," IEEE Transactions on VLSI, pages 49-58, Mar. 1995.

Digital Library

[34]

T. Pering, T. Burd, and R. Brodersen, "The simulation and evaluation of dynamic voltage scaling algorithms," Proc. Int. Symp. Low Power Electronics and Design, Aug. 1998.

Digital Library

[35]

T. Ishihara and H. Yasuura, "Voltage scheduling problem for dynamically variable voltage processors," Proc. Int. Symp. Low Power Electronics and Design, Aug. 1998.

Digital Library

[36]

I. Hong, D. Kirovski, G. Qu, M. Potkonjak, and M.B. Srivastava, "Power optimization of variable voltage corebased systems," Proc. Design Automation Conf., pages 176-181, June 1998.

Digital Library

[37]

B.P.Dave,G.Lakshminarayana,andN.K.Jha, "COSYN: Hardware-software co-synthesis of distributed embedded systems," Proc. Design Automation Conf., pages 703-708, June 1997.

Digital Library

[38]

B. P. Dave and N. K. Jha, "COHRA: Hardware-software co-synthesis of hierarchical distributed embedded system architectures," Proc. Int. Conf. VLSI Design, Jan. 1998.

Digital Library

[39]

A. P. Chandrakasan, S. Sheng, and R. W. Broderson, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, pages 473-484, Apr. 1992.

[40]

A. P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. W. Broderson, "Optimizing power using transformations," IEEE Trans. Computer-Aided Design, Vol. 14, pages 12-51, Jan. 1995.

Digital Library

[41]

A. Chatterjee and R. K. Roy, "Synthesis of low power DSP circuits using activity metrics," Proc. Int. Conf. VLSI Design, pages 265-270, Jan. 1994.

[42]

C. Papachristou, M. Spining, and M. Nourani, "A multiple clocking scheme for low power RTL design," Proc. Int. Symp. Low Power Design, pages 27-32, Aug. 1995.

Digital Library

[43]

A. Raghunathan, S. Dey, N. K. Jha, and K. Wakabayashi, "Power management techniques for control-flow intensive designs," Proc. Design Automation Conf., pages 429-434, June 1997.

Digital Library

[44]

D. Lidsky and J. Rabaey, "Low-power design of memory intensive functions," Proc. Symp. Low Power Electronics, pages 16-17, Oct. 1994.

[45]

P. R. Panda and N. D. Dutt, "Behavioral array mapping into multiport memories targeting low power," Proc. Int. Conf. VLSI Design, pages 268-272, Jan. 1997.

Digital Library

[46]

A. Raghunathan and N. K. Jha, "Behavioral synthesis for low power," in Proc Int. Conf. Computer Design, pages 318-322, Oct. 1994.

Digital Library

[47]

J. Chang and M. Pedram, Power Optimization and Synthesis at Behavioral and System Levels Using Formal Methods, Kluwer Academic Publishers, 1999.

Digital Library

[48]

R. S. Martin and J. P. Knight, "Power profiler: Optimizing ASIC's power consumption at the behavioral level," Proc. Design Automation Conf., pages 42-47, June 1995.

Digital Library

[49]

A. Dasgupta and R. Karri, "Simultaneous scheduling and binding for power minimization during microarchitecture synthesis," Proc. Int. Symp. Low Power Design, pages 69- 74, Apr. 1995.

Digital Library

[50]

L. Goodby, A. Orailoglu, and P. M. Chau, "Microarchitectural synthesis of performance-constrained low-power VLSI designs," Proc. Int. Conf. Computer Design, pages 323-326, Oct. 1994.

Digital Library

[51]

A. Raghunathan and N. K. Jha, "SCALP: An iterativeimprovement-based low-power data path synthesis system," IEEE Trans. Computer-Aided Design, Vol. 16, pages 1260-1277, Nov. 1997.

Digital Library

[52]

N. Kumar, S. Katkoori, L. Rader, and R. Vemuri, "Profile-driven behavioral synthesis for low-power VLSI systems," IEEE Design and Test of Computers, pages 70-84, Sept. 1995.

Digital Library

[53]

G. Lakshminarayana, A. Raghunathan, K. S. Khouri, N. K. Jha, and S. Dey, "Common-case computation: A highlevel power optimization technique," Proc. Design Automation Conference, June 1999.

Digital Library

[54]

URL: http://www.arm.com/Pro+Peripherals/MicroP/StrongARM/

[55]

URL: http://developer.intel.com/design/strong/

Cited By

Sachan AGhoshal B(2021)Learning based compilation of embedded applications targeting minimal energy consumption▪Journal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2021.102116116:COnline publication date: 1-Jun-2021
https://dl.acm.org/doi/10.1016/j.sysarc.2021.102116
Ahmed MAhmed W(2021)State-of-the-Art Power Management TechniquesProceedings of Second Doctoral Symposium on Computational Intelligence10.1007/978-981-16-3346-1_18(223-236)Online publication date: 20-Sep-2021
https://doi.org/10.1007/978-981-16-3346-1_18
Mahmoud AAlhawari MMohammad BSaleh HIsmail M(2018)A Charge Pump Based Power Management Unit With 66%-Efficiency in 65 nm CMOS2018 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS.2018.8350898(1-4)Online publication date: May-2018
https://doi.org/10.1109/ISCAS.2018.8350898
Show More Cited By

Index Terms

Power optimization and management in embedded systems

Recommendations

Hybrid power management in real time embedded systems: an interplay of DVFS and DPM techniques

Energy-aware scheduling of real time applications over multiprocessor systems is considered in this paper. Early research reports that while various energy-saving policies, for instance Dynamic Power Management (DPM) and Dynamic Voltage & Frequency ...
System level power and thermal management on embedded processors
Power analysis of embedded operating systems
DAC '00: Proceedings of the 37th Annual Design Automation Conference

The increasing complexity and software content of embedded systems has led to the frequent use of system software that helps applications access underlying hardware resources easily and efficiently. In this paper, we analyze the power consumption of ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ASP-DAC '01: Proceedings of the 2001 Asia and South Pacific Design Automation Conference

January 2001

662 pages

ISBN:0780366344

DOI:10.1145/370155

Chairman:
Satoshi Goto
NEC Corp., Kawasaki, Japan

Copyright © 2001 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

IEICE: Inst of Electronics, Info & Communication Engineers
IPSJ: Information Processing Society of Japan
SIGDA: ACM Special Interest Group on Design Automation
IEEE HK CAS: IEEE HK CAS and Comm. Joint Chapter

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 30 January 2001

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ASP-DAC01

Sponsor:

IEICE
IPSJ
SIGDA
IEEE HK CAS

ASP-DAC01: Asia and South Pacific Design Automation Conference 2001

Yokohama, Japan

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

24
Total Citations
View Citations
1,666
Total Downloads

Downloads (Last 12 months)79
Downloads (Last 6 weeks)7

Reflects downloads up to 02 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Sachan AGhoshal B(2021)Learning based compilation of embedded applications targeting minimal energy consumption▪Journal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2021.102116116:COnline publication date: 1-Jun-2021
https://dl.acm.org/doi/10.1016/j.sysarc.2021.102116
Ahmed MAhmed W(2021)State-of-the-Art Power Management TechniquesProceedings of Second Doctoral Symposium on Computational Intelligence10.1007/978-981-16-3346-1_18(223-236)Online publication date: 20-Sep-2021
https://doi.org/10.1007/978-981-16-3346-1_18
Mahmoud AAlhawari MMohammad BSaleh HIsmail M(2018)A Charge Pump Based Power Management Unit With 66%-Efficiency in 65 nm CMOS2018 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS.2018.8350898(1-4)Online publication date: May-2018
https://doi.org/10.1109/ISCAS.2018.8350898
Biswas DBalagopal VShafik RAl-Hashimi BMerrett G(2017)Machine learning for run-time energy optimisation in many-core systemsProceedings of the Conference on Design, Automation & Test in Europe10.5555/3130379.3130749(1592-1596)Online publication date: 27-Mar-2017
https://dl.acm.org/doi/10.5555/3130379.3130749
Biswas DBalagopal VShafik RAl-Hashimi BMerrett G(2017)Machine learning for run-time energy optimisation in many-core systemsDesign, Automation & Test in Europe Conference & Exhibition (DATE), 201710.23919/DATE.2017.7927243(1588-1592)Online publication date: Mar-2017
https://doi.org/10.23919/DATE.2017.7927243
Mahmoud AAlhawari MMohammad BSaleh HIsmail M(2016)A multi-input, multi-output power management unit using dickson charge pump for energy harvesting applications2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS.2016.7870079(1-4)Online publication date: Oct-2016
https://doi.org/10.1109/MWSCAS.2016.7870079
PAN GLAI CJOU JLAI B(2015)Power-Efficient Instancy Aware DRAM SchedulingIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.E98.A.942E98.A:4(942-953)Online publication date: 2015
https://doi.org/10.1587/transfun.E98.A.942
Garmabdari RShafie SWan Hassan WGarmabdari A(2015)Study on the effectiveness of dual complementary Hall-effect sensors in water flow measurement for reducing magnetic disturbanceFlow Measurement and Instrumentation10.1016/j.flowmeasinst.2015.07.00745(280-287)Online publication date: Oct-2015
https://doi.org/10.1016/j.flowmeasinst.2015.07.007
Mantzoukas KSagkriotis SPanagopoulos AKhan SMauri J(2013)On the Design of Energy-Efficient Wireless Access NetworksGreen Networking and Communications10.1201/b15571-5(49-62)Online publication date: 15-Oct-2013
https://doi.org/10.1201/b15571-5
Ramesh USentilles SCrnkovic IKazman RLago PMeyer NMorisio MMüller HPaulisch FScanniello GZimmermann O(2012)Energy management in embedded systemsProceedings of the First International Workshop on Green and Sustainable Software10.5555/2663779.2663786(41-44)Online publication date: 3-Jun-2012
https://dl.acm.org/doi/10.5555/2663779.2663786
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten