Cell selection from technology libraries for minimizing power
Pages 609 - 614
Abstract
In this paper we present a new library-oriented cell selection approach to minimize power consumption of combinational circuits. Our unified Mixed Integer Linear-Programming (MILP) formulation selects library cells with different gate sizes, supply voltages and threshold voltages simultaneously during technology mapping. Experimental results on bench-marks mapped to an industrial library show that our technique achieves 19% more power saving in less CPU time comparing with other approaches.
References
[1]
R. Bahar, G. Hachtel, E. Macii and F. Somenzi, "A symbolic method to reduce power consumption of circuits contains false paths," ICCAD'94, pp.368- 371.
[2]
C. Chen and M. Sarrafzadeh, "Power reduction by simultaneous voltage scaling and gate resizing," ASP-DAC'2000, pp. 333-338.
[3]
W. Chuang, S. Sapatnekar, and I. Hajj, "Delay and area optimization for discrete gate sizes under double-sided timing constraints," CICC'93, pp.9.4.1-9.4.4.
[4]
M. Khellah and M. Elmasry, "Minimization of high performance submicron circuits using a dual- V dd dual- V th (DVDV) approach," ISLPED'99, pp.106- 108.
[5]
IBM ASIC Databook, http://www.chips.ibm.com/ techlib/products/asics/databooks.html.
[6]
IBM LP Solutions, http://www6.software.ibm.com es/oslv2/features/lp.htm.
[7]
P. Pant, V. De, and A. Chatterjee, "Simultaneous power supply, threshold voltage, and transistor size optimization for low-power operation of CMOS circuits," IEEE Transactions on VLSI, vol. 6, no. 4, 1998, pp.538-545.
[8]
J. Rabaey, Digital Integrated Circuits, Prentice- Hall, 1996.
[9]
J. Sheu, et. al., "BSIM: Berkeley short-channel IGFET model for MOS transistors," IEEE Journal of Solid-State Circuits, vol. 22, 1987, pp.558-566.
[10]
V. Sundararajan and K. Parhi, "Low power gate resizing of combinational circuits by bufferredistribution," Proceedings of 20th Anniversary Conference on Advanced Research in VLSI, 1999.
[11]
Synopsys Design Compiler, Synopsys Inc., 1998.
[12]
K. Usami and M. Horowitz, "Cluster voltage scaling technique for low power design," International Symposium on Low Power Design, 1995, pp.3-8.
[13]
J. Wang, S. Shieh, J. Wang, and C. Yeh, "Design of standard cells used in low-power ASIC's exploiting the multiple-supply-voltage scheme," 11th Annual IEEE International ASIC Conference, 1998, pp.119-123.
[14]
Q. Wang and S. Vrudhula, "An investigation of power delay trade-offs for dual V t CMOS circuits," ICCD'99, pp.556-562.
[15]
L. Wei, Z. Chen, K. Roy, M. Johnson, Y. Ye, and V. De, "Design and optimization of dual-threshold circuits for low-voltage low-power applications," IEEE Transactions on VLSI, vol. 7, no. 1, 1999, pp.16-24.
Index Terms
- Cell selection from technology libraries for minimizing power
Recommendations
Symbolic power analysis of cell libraries
FMICS'11: Proceedings of the 16th international conference on Formal methods for industrial critical systemsCell libraries are collections of logic cores (cells) used to construct larger chip designs; hence, any reduction in their power consumption may have a major impact in the power consumption of larger designs. The power consumption of a cell is often ...
Minimizing the dynamic and sub-threshold leakage power consumption using least leakage vector-assisted technology mapping
Power consumption due to the temperature-dependent leakage current becomes a dominant part of the total power dissipation in systems using nanometer-scale process technology. To obtain the minimum power consumption for different operating conditions, ...
Minimizing power across multiple technology and design levels
ICCAD '02: Proceedings of the 2002 IEEE/ACM international conference on Computer-aided designApproaches to achieve low-power and high-speed VLSI's are described with the emphasis on techniques across multiple technology and design levels. To suppress the leakage current in a standby mode, Boosted Gate MOS (BGMOS) is effective, which is based on ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 2001 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- IEICE: Inst of Electronics, Info & Communication Engineers
- IPSJ: Information Processing Society of Japan
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE HK CAS: IEEE HK CAS and Comm. Joint Chapter
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 30 January 2001
Check for updates
Qualifiers
- Article
Conference
ASP-DAC01
Sponsor:
- IEICE
- IPSJ
- SIGDA
- IEEE HK CAS
Acceptance Rates
Overall Acceptance Rate 466 of 1,454 submissions, 32%
Upcoming Conference
ASPDAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 173Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 30 Dec 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in