SeeMLess: Security Evaluation of Logic Locking using Machine Learning oriented Estimation
Authors: 
Bulbul Ahmed, Sazadur Rahman, Kimia Zamiri Azar, Farimah Farahmandi, Fahim Rahman, Mark TehranipoorAuthors Info & Claims
Pages 489 - 494
Abstract
Although logic locking has been widely known as a promising countermeasure against intellectual property (IP) piracy and overproduction risks, it has been challenged by different attack breeds over the years. Attacks on logic locking, either algorithmic or structural, have been always known as a time-consuming resource-intensive effort. For instance, the Boolean satisfiability (SAT) attack might take weeks to be completed. In this paper, we introduce SeeMLess, a first-of-its-kind ML framework for the security evaluation of logic locking, design and locking agnostic. SeeMLess leverages feature sets computed from different aspects, graph-based, functional, propositional, etc. to accurately estimate the attack time with no attacks running. Our experimental results, on a case study over the SAT attack, show the trained model on a dataset of 5K+ designs locked by various techniques, where SeeMLess achieves <Formula format="inline"><TexMath><?TeX $\sim 95\%$?></TexMath><AltText>Math 1</AltText><File name="glsvlsi24-138-inline1" type="svg"/></Formula> accuracy in predicting the time of the attack, offering valuable insights into the locking mechanism effectiveness pre-implementation.
References
[1]
[1] [n. d.]. https://www.cerc.utexas.edu/itc99-benchmarks/bench.html.
[2]
[2] [n. d.]. https://filebox.ece.vt.edu/ mhsiao/iscas85.html.
[3]
A. Kahng et al.2001. Constraint-based watermarking techniques for design IP protection. IEEE Transactions on CAD (TCAD) 20, 10 (2001), 1236–1252.
[4]
William F Dowling and Jean H Gallier. 1984. Linear-time algorithms for testing the satisfiability of propositional Horn formulae. The Journal of Logic Programming 1, 3 (1984), 267–284.
[5]
E. Nudelman et al.2004. Understanding random SAT: Beyond the clauses-to-variables ratio. In Principles and Practice of Constraint Programming. 438–452.
[6]
H. M. Kamali et al.2019. Full-lock: Hard distributions of sat instances for obfuscating circuits using fully configurable logic and routing blocks. In Design Automation Conference (DAC). 1–6.
[7]
H. M. Kamali et al.2022. Advances in logic locking: Past, present, and prospects. Cryptology ePrint Archive (2022).
[8]
J. Lee et al.2005. Securing scan design using lock and key technique. In Int’l Symp. on Defect and Fault Tolerance in VLSI Systems (DFT’05). 51–62.
[9]
J. Rajendran et al.2013. Fault analysis-based logic encryption. IEEE Transactions on computers 64, 2 (2013), 410–424.
[10]
J. Rajendran et al.2013. Security analysis of integrated circuit camouflaging. In ACM SIGSAC conference on Computer & communications security. 709–720.
[11]
K. Z. Azar et al.2019. SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks. IACR Transactions on Cryptographic Hardware and Embedded Systems (2019), 97–122.
[12]
K. Z. Azar et al.2020. NNgSAT: Neural network guided SAT attack on logic locked complex structures. In International Conference on Computer-Aided Design (ICCAD). 1–9.
[13]
K. Z. Azar et al.2021. From cryptography to logic locking: A survey on the architecture evolution of secure scan chains. IEEE Access 9 (2021), 73133–73151.
[14]
K. Z. Azar et al.2023. IP Protection: A Historical View. In Understanding Logic Locking. Springer, 47–62.
[15]
K. Z. Azar et al.2023. Understanding Logic Locking. Springer.
[16]
K. Z. Azar et al.2024. Improving Bounded Model Checkers Scalability for Circuit De-obfuscation: An Exploration. IEEE TIFS 19 (2024), 2771–2785.
[17]
Lionel Lobjois, Michel Lemaitre, 1998. Branch and bound algorithm selection by performance prediction. In AAAI/IAAI. 353–358.
[18]
M. Rostami et al.2014. A primer on hardware security: Models, methods, and metrics. Proc. IEEE 102, 8 (2014), 1283–1295.
[19]
M. S. Rahman et al.2022. O’clock: lock the clock via clock-gating for soc ip protection. In Design Automation Conference (DAC). 775–780.
[20]
M. S. Rahman et al.2023. Metrics-to-methods: Decisive reverse engineering metrics for resilient logic locking. In Great Lakes Symposium on VLSI. 685–690.
[21]
M. Tehranipoor et al.2011. Introduction to hardware security and trust. Springer Science & Business Media.
[22]
P. Subramanyan et al.2015. Evaluating the security of logic encryption algorithms. In Int’l Symp. on HW Oriented Security and Trust (HOST). IEEE, 137–143.
[23]
Jeyavijayan Rajendran, Youngok Pino, Ozgur Sinanoglu, and Ramesh Karri. 2012. Security analysis of logic obfuscation. In Design Automation Conference (DAC). 83–89.
[24]
Jarrod A Roy, Farinaz Koushanfar, and Igor L Markov. 2008. EPIC: Ending piracy of integrated circuits. In Proceedings of the conference on Design, automation and test in Europe. 1069–1074.
[25]
S. Dupuis et al.2014. A novel hardware logic encryption technique for thwarting illegal overproduction and hardware trojans. In International On-Line Testing Symposium (IOLTS). 49–54.
[26]
Y. Alkabani et al.2007. Active Hardware Metering for Intellectual Property Protection and Security. In USENIX Security Symposium, Vol. 20. 1–20.
[27]
Y. Xie et al.2016. Mitigating SAT attack on logic locking. In Cryptographic Hardware and Embedded Systems (CHES). 127–146.
Recommendations
Boolean Domain Attack on Corrupt and Correct Based Logic Locking Techniques
GLSVLSI '24: Proceedings of the Great Lakes Symposium on VLSI 2024Logic locking is a potential solution to prevent reverse engineering and integrated circuit (IC) counterfeiting from untrusted third parties within the IC supply chain. Among various techniques, corrupt and correct (CAC) based techniques offer strong ...
ENTANGLE: An Enhanced Logic-locking Technique for Thwarting SAT and Structural Attacks
GLSVLSI '22: Proceedings of the Great Lakes Symposium on VLSI 2022Among the SAT-resilient logic locking techniques, the Stripped-Functionality-Logic-Locking (SFLL) is the most promising solution which can guard the intellectual property against approximate, sensitization, SAT, and structural attacks which target Point-...
Robust and Attack Resilient Logic Locking with a High Application-Level Impact
Logic locking is a hardware security technique aimed at protecting intellectual property against security threats in the IC supply chain, especially those posed by untrusted fabrication facilities. Such techniques incorporate additional locking circuitry ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
June 2024
797 pages
ISBN:9798400706059
DOI:10.1145/3649476
Copyright © 2024 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 12 June 2024
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Funding Sources
- Synopsys and DARPA
Conference
GLSVLSI '24
Sponsor:
Acceptance Rates
Overall Acceptance Rate 312 of 1,156 submissions, 27%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 92Total Downloads
- Downloads (Last 12 months)92
- Downloads (Last 6 weeks)3
Reflects downloads up to 06 Jan 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign inFull Access
View options
View or Download as a PDF file.
PDFeReader
View online with eReader.
eReaderHTML Format
View this article in HTML Format.
HTML Format