More Web Proxy on the site http://driver.im/

research-article

Decoupling processor and memory hierarchy simulators for efficient design space exploration

Authors:

Oumaima Matoussi,

Arief Wicaksana,

Lilia ZaourarAuthors Info & Claims

DroneSE and RAPIDO: System Engineering for constrained embedded systems

Pages 47 - 52

https://doi.org/10.1145/3522784.3522796

Published: 23 June 2022 Publication History

Abstract

Virtual prototyping is typically used for HW/SW co-design and architectural exploration. Due to the increasing design complexity and tight time-to-market, virtual prototyping platforms should achieve fast simulation speed while keeping model accuracy reasonable. Yet, the simulation speed decreases as the target design complexity increases. This paper presents a simulation approach based on decoupling processor emulation and memory hierarchy simulation for the purpose of efficiency. Our approach reduces the overhead of simulating complex memory hierarchies without jeopardizing the accuracy of the performance evaluation results. Experiments show a significant improvement in simulation speed with a good level of accuracy compared to sequential simulation.

References

[1]

D. August, J. Chang, S. Girbal, D. Gracia-Perez, G. Mouchard, D. A Penry, O. Temam, and N. Vachharajani. 2007. UNISIM: An Open Simulation Environment and Library for Complex Architecture Design and Collaborative Development. IEEE Computer Architecture Letters 6, 2 (2007), 45–48.

Digital Library

[2]

F. Bellard. 2005. QEMU, a Fast and Portable Dynamic Translator. In Proceedings of the FREENIX Track: 2005 USENIX Annual Technical Conference, Anaheim, CA, USA. USENIX, 41–46.

[3]

N. Binkert, B. Beckmann, G. Black, S. K Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R Hower, T. Krishna, S. Sardashti, 2011. The gem5 simulator. ACM SIGARCH computer architecture news 39, 2 (2011), 1–7.

[4]

A. Butko, R. Garibotti, L. Ost, and G. Sassatelli. 2012. Accuracy evaluation of gem5 simulator system. In 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC). IEEE, 1–7.

[5]

H. Carvalho, G. Nelissen, and P. Zaykov. 2020. mcQEMU: Time-Accurate Simulation of Multi-core platforms using QEMU. In 2020 23rd Euromicro Conference on Digital System Design (DSD). IEEE, 81–88.

[6]

A. Charif, G. Busnot, R. H. Mameesh, T. Sassolas, and N. Ventroux. 2019. Fast Virtual Prototyping for Embedded Computing Systems Design and Exploration. In RAPIDO 2019, Valencia, Spain, Daniel Chillet (Ed.). ACM, 3:1–3:8. https://doi.org/10.1145/3300189.3300192

[7]

G. Delbergue, M. Burton, F. Konrad, B. Le Gal, and C. Jego. 2016. QBox: an industrial solution for virtual platform simulation using QEMU and SystemC TLM-2.0. In 8th European Congress on Embedded Real Time Software and Systems (ERTS).

[8]

C. Deschamps, F. Pétrot, M. Burton, and E. Jenn. 2019. Gathering Memory Hierarchy Statistics in QEMU. In Design and Verification Conference and Exhibition (DVCon). 1–8.

[9]

Intel Xeon Processor E7 Family. [n.d.]. https://www.intel.com/content/www/us/en/products/processors/xeon/e7-processors.html

[10]

S.-h. Kang, D. Yoo, and S. Ha. 2016. TQSIM: A fast cycle-approximate processor simulator based on QEMU. Journal of Systems Architecture 66 (2016), 33–47.

Digital Library

[11]

M. Lodde, J. Flich, and M. E. Acacio. 2013. Towards Efficient Dynamic LLC Home Bank Mapping with NoC-Level Support. In European Conference on Parallel Processing. Springer, 178–190.

[12]

Imperas Ltd.2020. Open Virtual Platforms. http://www.ovpworld.org/. http://www.ovpworld.org/

[13]

O. Matoussi. 2021. NoC Performance Model for Efficient Network Latency Estimation. In Design, Automation & Test in Europe Conference & Exhibition, DATE 2021, Grenoble, France. IEEE, 994–999. https://doi.org/10.23919/DATE51398.2021.9474101

[14]

J. E. Miller, H. Kasture, G. Kurian, C. Gruenwald, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal. 2010. Graphite: A distributed parallel simulator for multicores. In HPCA-16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture. IEEE, 1–12.

[15]

N Rodman. 2008. ARM fast models-virtual platforms for embedded software development. Information Quarterly Magazine 33-36.

[16]

AMBA 5 CHI Architecture Specification. [n.d.]. https://developer.arm.com/docs/ihi0050/c

[17]

N. Ventroux, A. Guerre, T. Sassolas, L. Moutaoukil, G. Blanc, C. Bechara, and R. David. 2010. SESAM: An MPSoC Simulation Environment for Dynamic Application Processing. In 2010 10th IEEE International Conference on Computer and Information Technology. IEEE, 1880–1886.

Cited By

Gómez-Varela RAledo DPosadas HVillar E(2024)AI-based estimation of embedded software execution cycles in host-compiled simulation2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)10.1109/DCIS62603.2024.10769196(1-6)Online publication date: 13-Nov-2024
https://doi.org/10.1109/DCIS62603.2024.10769196
Zaourar LBenazouz MMouhagir AFalquez CPortero AHo NSuarez EPetrakis PMarazakis MSgherzi FFernandez IDolbeau RPleiter D(2024)Case Studies on the Impact and Challenges of Heterogeneous NUMA Architectures for HPCArchitecture of Computing Systems10.1007/978-3-031-66146-4_17(251-265)Online publication date: 1-Aug-2024
https://doi.org/10.1007/978-3-031-66146-4_17
Zaourar LChillet APhilippe J(2023)A-DECA: An Automated Design Space Exploration Approach for Computing Architectures to Develop Efficient High-Performance Many-Core Processors2023 26th Euromicro Conference on Digital System Design (DSD)10.1109/DSD60849.2023.00108(756-763)Online publication date: 6-Sep-2023
https://doi.org/10.1109/DSD60849.2023.00108

Decoupling processor and memory hierarchy simulators for efficient design space exploration
1. Computing methodologies
  1. Modeling and simulation
    1. Model development and analysis

Recommendations

Design space exploration of near memory accelerators
MEMSYS '18: Proceedings of the International Symposium on Memory Systems

We describe an in-progress approach to resolving the opposing goals of speed and accuracy in designing, prototyping, and evaluating the system level performance of near-memory accelerators. Hardware emulators offer high fidelity and speed at the expense ...
Design space exploration in multi-level computing systems
CompSysTech '14: Proceedings of the 15th International Conference on Computer Systems and Technologies

The paper is dedicated to the design space exploration for Xilinx devices from Zynq-7000 family with such architecture that includes a dual-core processing system and a programmable logic on the same microchip. The developed multi-level computing system ...
Design space exploration for efficient resource utilization in coarse-grained reconfigurable architecture

Coarse-grained reconfigurable architectures (CGRAs) aim to achieve both goals of high performance and flexibility. In addition, power consumption is significant for the reconfigurable architecture to be used as a competitive processing core in embedded ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Other conferences

DroneSE and RAPIDO: System Engineering for constrained embedded systems

January 2022

58 pages

ISBN:9781450395663

DOI:10.1145/3522784

Copyright © 2022 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 June 2022

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article
Research
Refereed limited

Funding Sources

H2020 European Processor Initiative

Conference

DroneSE and RAPIDO '22

DroneSE and RAPIDO '22: System Engineering for constrained embedded systems

January 17 - 19, 2022

Budapest, Hungary

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
151
Total Downloads

Downloads (Last 12 months)52
Downloads (Last 6 weeks)7

Reflects downloads up to 06 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Gómez-Varela RAledo DPosadas HVillar E(2024)AI-based estimation of embedded software execution cycles in host-compiled simulation2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)10.1109/DCIS62603.2024.10769196(1-6)Online publication date: 13-Nov-2024
https://doi.org/10.1109/DCIS62603.2024.10769196
Zaourar LBenazouz MMouhagir AFalquez CPortero AHo NSuarez EPetrakis PMarazakis MSgherzi FFernandez IDolbeau RPleiter D(2024)Case Studies on the Impact and Challenges of Heterogeneous NUMA Architectures for HPCArchitecture of Computing Systems10.1007/978-3-031-66146-4_17(251-265)Online publication date: 1-Aug-2024
https://doi.org/10.1007/978-3-031-66146-4_17
Zaourar LChillet APhilippe J(2023)A-DECA: An Automated Design Space Exploration Approach for Computing Architectures to Develop Efficient High-Performance Many-Core Processors2023 26th Euromicro Conference on Digital System Design (DSD)10.1109/DSD60849.2023.00108(756-763)Online publication date: 6-Sep-2023
https://doi.org/10.1109/DSD60849.2023.00108

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

HTML Format

View this article in HTML Format.

Media

Figures

Other

Tables

View Table of Contents