More Web Proxy on the site http://driver.im/

research-article

Mapping of applications to MPSoCs

Authors:

Peter Marwedel,

Georgia Kouveli,

Iuliana Bacivarov,

Lin HuangAuthors Info & Claims

CODES+ISSS '11: Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

Pages 109 - 118

https://doi.org/10.1145/2039370.2039390

Published: 09 October 2011 Publication History

Abstract

The advent of embedded many-core architectures results in the need to come up with techniques for mapping embedded applications onto such architectures. This paper presents a representative set of such techniques. The techniques focus on optimizing performance, temperature distribution, reliability and fault tolerance for various models.

References

[1]

Luca Benini, David Bertozzi, Bogliolo Alessandro, Francesco Menichelli, and Mauro Olivieri. MPARM: exploring the multi-processor SoC design space with SystemC. The Journal of VLSI Signal Processing, 41:169--182(14), 2005.

Digital Library

[2]

B. Bouyssounouse. Home page of the ArtistDesign network of excellence. http://www.artist-embedded.org.

[3]

Jianjiang Ceng, Jerónimo Castrillón, Weihua Sheng, Hanno Scharwächter, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Tsuyoshi Isshiki, and Hiroaki Kunieda. MAPS: an integrated framework for MPSoC application parallelization. In 45th annual Design Automation Conference (DAC), pages 754--759, 2008.

Digital Library

[4]

Samarjit Chakraborty, Wolfgang Haid, Kai Huang, Simon Künzli, Alexander Maxiaguine, Simon Perathoner, Tobias Rein, Nikolay Stoimenov, Lothar Thiele, and Ernesto Wandeler. Modular performance analysis and real-time calculus. http://www.mpa.ethz.ch, 2009.

[5]

Samarjit Chakraborty, Simon Künzli, and Lothar Thiele. A general framework for analyzing system properties in platform-based embedded system design. In Proc. Design, Automation and Test in Europe (DATE), pages 190--195, Munich, Germany, 2003.

Digital Library

[6]

A. Dasgupta and R. Karri. Electromigration reliability enhancement via bus activity distribution. Proc. DAC, pages 353--356, 1996.

Digital Library

[7]

R. P. Dick, D. L. Rhodes, and W. Wolf. TGFF: Task graphs for free. Proc. International Conference on Hardware/Software Codesign and System Synthesis (CODES), pages 97--101, 1998.

Digital Library

[8]

A. K. Goel. High-speed VLSI interconnections. IEEE Press, 2007.

Digital Library

[9]

Wolfgang Haid, Matthias Keller, Kai Huang, Iuliana Bacivarov, and Lothar Thiele. Generation and calibration of compositional performance analysis models for multi-processor systems. In Proc. Intl Conference on Systems, Architectures, Modeling and Simulation (SAMOS), pages 92--99, Samos, Greece, 2009. IEEE.

Digital Library

[10]

Kai Huang, Wolfgang Haid, Iuliana Bacivarov, Matthias Keller, and Lothar Thiele. Embedding formal performance analysis into the design cycle of MPSoCs for real-time streaming applications. ACM Transactions in Embedded Computing Systems (TECS), 2011.

Digital Library

[11]

L. Huang and Q. Xu. Agesim: A simulation framework for evaluating the lifetime reliability of processor-based socs. Proc. IEEE/ACM Design, Automation, and Test in Europe (DATE), pages 51--56, 2010.

Digital Library

[12]

L. Huang and Q. Xu. Energy-efficient task allocation and scheduling for multi-mode MPSoCs under lifetime reliability constraint. Proc. IEEE/ACM Design, Automation, and Test in Europe (DATE), pages 1584--1589, 2010.

Digital Library

[13]

L. Huang, R. Ye, and Q. Xu. Customer-aware task allocation and scheduling for multi-mode MPSoCs. Proc. ACM/IEEE Design Automation Conference (DAC), 2011.

Digital Library

[14]

L. Huang, F. Yuan, and Q. Xu. Lifetime reliability-aware task allocation and scheduling for MPSoC platforms. Proc. IEEE/ACM Design, Automation, and Test in Europe (DATE), pages 51--56, 2009.

Digital Library

[15]

IBM. IBM PowerPC 750CL Microprocessor Revision Level DD2.x. http://www-01.ibm.com/chips/techlib/techlib.nsf/techdocs/2F33B5691BBB8769872571D10065F7D5/$file/750cldd2x_ds_v2.4_pub_29May2007.pdf, 2007.

[16]

Joint Electronic Device Engineering Councils (JEDEC). Jesdec85: Methods for calculating failure rates in units of fits. JEDEC Publication, 2001.

[17]

Bart Kienhuis, Ed Deprettere, Kees Vissers, and Pieter van der Wolf. An approach for quantitative analysis of application-specific dataflow architectures. In Proc. of the Int'l Conference on Application-Specific Systems, Architectures and Processors (ASAP), pages 338--349, Washington, DC, USA, July 1997.

Digital Library

[18]

I. Koren and C. M. Krishna. Fault-tolerant systems. Morgan Kaufmann Publisher, 2007.

Digital Library

[19]

G. Kouveli, F. Hannig, J.-H. Lupp, and J. Teich. Towards Resource-Aware Programming on Intel's Single-Chip Cloud Computer Processor. In Proceedings of the 3rd MARC Symposium, Ettlingen, Germany, July 2011. KIT Scientific Publishing.

[20]

Jean-Yves Le Boudec and Patrick Thiran. Network calculus - a theory of deterministic queuing systems for the internet, volume 2050 of LNCS. Springer Verlag, Berlin, Germany, 2001.

Digital Library

[21]

E. A. Lee and D. G Messerschmitt. Synchronous data flow. Proceedings of the IEEE, 75:1235--1245, September 1987.

[22]

G. Manimaran and C. S. R. Murthy. A fault-tolerant dynamic scheduling algorithm for multiprocessor real-time systems and its analysis. IEEE Trans. Parallel and Distributed Systems, 9:1137--1152, November 1998.

Digital Library

[23]

P. Marwedel. Embedded system design. Springer, 2010.

Digital Library

[24]

P. Marwedel. Workshop on mapping of applications to MPSoCs. In http://www.artist-embedded.org/artist/Program,2298.html, 2011.

[25]

T.G. Mattson, R.F. Van der Wijngaart, M. Riepen, T. Lehnig, P. Brett, W. Haas, P. Kennedy, J. Howard, S. Vangal, N. Borkar, G. Ruhl, and S. Dighe. The 48-core SCC processor: the programmer's view. In International Conference for High Performance Computing, Networking, Storage and Analysis (SC), 2010, Nov. 2010.

Digital Library

[26]

H. Nikolov, M. Thompson, T. Stefanov, A. Pimentel, S. Polstra, R. Bose, C. Zissulescu, and E. Deprettere. Daedalus: toward composable multimedia MP-SoC design. In 45th annual Design Automation Conference (DAC), pages 574--579, 2008.

Digital Library

[27]

Devendra Rai, Hoeseok Yang, Iuliana Bacivarov, Jian-Jia Chen, and Lothar Thiele. Worst-case temperature analysis for real-time systems. DATE11, Grenoble, France, 2011.

[28]

Tajana Simunic-Rosing, Ayse Kivilcim Coskun, and Keith Whisnant. Temperature aware task scheduling in MPSoCs. Design, Automation and Test in Europe (DATE), pages 1659--1664, 2007.

Digital Library

[29]

Kevin Skadron et al. Temperature-aware microarchitecture: modeling and implementation. ACM T. Arch. and Code Opt., 1(1):94--125, 2004.

Digital Library

[30]

J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers. The case for lifetime reliability-aware microprocessors. Proc. International Symposium on Computer Architecture (ISCA), pages 276--287, 2004.

Digital Library

[31]

J. Teich. Invasive algorithms and architectures. it - Information Technology, 50(5):300--310, 2008.

[32]

J. Teich, J. Henkel, A. Herkersdorf, D. Schmitt-Landsiedel, W. Schröder-Preikschat, and G. Snelting. Invasive Computing: An Overview. In Multiprocessor system-on-chip: hardware design and tool integration, pages 241--268. Springer, 2011.

[33]

Lother Thiele et al. Mapping applications to tiled multiprocessor embedded systems. In Proc. ACSD, pages 29--40, 2007.

Digital Library

[34]

Lothar Thiele, Lars Schor, Hoeseok Yang, and Iuliana Bacivarov. Thermal Aware system analysis ans software synthesis for embedded multi-processors. In Proc. Desicn Automation Conferene (DAC), San Diego, California, USA, 2011. ACM.

Digital Library

[35]

Ernesto Wandeler, Lothar Thiele, Marcel Verhoef, and Paul Lieverse. System architecture evaluation using modular performance analysis: a case study. Int'l Journal on Software Tools for Technology Transfer (STTT), 8(6):649--667, 2006.

Digital Library

[36]

D. Wentzlaff, P. Griffin, H. Hoffmann, Liewei Bao, B. Edwards, C. Ramey, M. Mattina, Chyi-Chang Miao, J. F. Brown, and A. Agarwal. On-chip interconnection architecture of the tile processor. Micro, IEEE, 27(5):15--31, Sept.-Oct. 2007.

Digital Library

Cited By

Castrillon JDesnos KGoens AMenard C(2023)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-15-6401-7_45-2(1-40)Online publication date: 28-Sep-2023
https://doi.org/10.1007/978-981-15-6401-7_45-2
Varshika MDas A(2023)Platform-Based Design of Embedded Neuromorphic SystemsEmbedded Machine Learning for Cyber-Physical, IoT, and Edge Computing10.1007/978-3-031-19568-6_12(337-358)Online publication date: 1-Oct-2023
https://doi.org/10.1007/978-3-031-19568-6_12
Wen SWang XSingh AJiang YYang M(2022)Performance Optimization of Many-Core Systems by Exploiting Task Migration and Dark Core AllocationIEEE Transactions on Computers10.1109/TC.2020.304266371:1(92-106)Online publication date: 1-Jan-2022
https://doi.org/10.1109/TC.2020.3042663
Show More Cited By

Index Terms

Mapping of applications to MPSoCs
1. Computer systems organization
  1. Embedded and cyber-physical systems
  2. Real-time systems

Recommendations

Combining mapping and partitioning exploration for NoC-based embedded systems

Networks on Chip (NoC) have emerged as the key paradigm for designing a scalable communication infrastructure for future Systems on Chip (SoC). An important issue in NoC design is how to map an application on this architecture and how to determine the ...
An Application Mapping Technique for Butterfly-Fat-Tree Network-on-Chip
EAIT '11: Proceedings of the 2011 Second International Conference on Emerging Applications of Information Technology

This paper presents a novel application mapping strategy onto the Butterfly Fat Tree (BFT) topology for Network-on-Chip (NoC) design. It proposes a Kernighan-Lin bi-partitioning strategy to identify the closeness of cores by analyzing their bandwidth ...
Compiler-directed application mapping for NoC based chip multiprocessors
LCTES '07: Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems

The problem attacked in this paper is one of automatically mapping an application onto a Network-on-Chip (NoC) based chip multi-processor architecture in a locality-aware fashion. The proposed compiler approach has four major steps: task scheduling, ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

CODES+ISSS '11: Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

October 2011

402 pages

ISBN:9781450307154

DOI:10.1145/2039370

Program Chairs:
Robert P. Dick
University of Michigan
,
Jan Madsen
Technical University of Denmark

Copyright © 2011 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 09 October 2011

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ESWeek '11

Sponsor:

ESWeek '11: Seventh Embedded Systems Week

October 9 - 14, 2011

Taipei, Taiwan

Acceptance Rates

Overall Acceptance Rate 280 of 864 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

37
Total Citations
View Citations
385
Total Downloads

Downloads (Last 12 months)4
Downloads (Last 6 weeks)0

Reflects downloads up to 31 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Castrillon JDesnos KGoens AMenard C(2023)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-15-6401-7_45-2(1-40)Online publication date: 28-Sep-2023
https://doi.org/10.1007/978-981-15-6401-7_45-2
Varshika MDas A(2023)Platform-Based Design of Embedded Neuromorphic SystemsEmbedded Machine Learning for Cyber-Physical, IoT, and Edge Computing10.1007/978-3-031-19568-6_12(337-358)Online publication date: 1-Oct-2023
https://doi.org/10.1007/978-3-031-19568-6_12
Wen SWang XSingh AJiang YYang M(2022)Performance Optimization of Many-Core Systems by Exploiting Task Migration and Dark Core AllocationIEEE Transactions on Computers10.1109/TC.2020.304266371:1(92-106)Online publication date: 1-Jan-2022
https://doi.org/10.1109/TC.2020.3042663
Castrillon JDesnos KGoens AMenard C(2022)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-15-6401-7_45-1(1-40)Online publication date: 28-Jan-2022
https://doi.org/10.1007/978-981-15-6401-7_45-1
Goens ACastrillon J(2022)Embeddings of Task Mappings to Multicore SystemsEmbedded Computer Systems: Architectures, Modeling, and Simulation10.1007/978-3-031-04580-6_11(161-176)Online publication date: 27-Apr-2022
https://doi.org/10.1007/978-3-031-04580-6_11
Gupta MBhargava LIndu S(2021)Mapping techniques in multicore processors: current and future trendsThe Journal of Supercomputing10.1007/s11227-021-03650-6Online publication date: 5-Feb-2021
https://doi.org/10.1007/s11227-021-03650-6
Sheng WCastrillon JLeupers R(2021)Software Compilation and Optimization Techniques for Heterogeneous Multi‐core PlatformsMulti‐Processor System‐on‐Chip 210.1002/9781119818410.ch10(203-235)Online publication date: 28-Apr-2021
https://doi.org/10.1002/9781119818410.ch10
Rapp MPathania AMitra THenkel J(2020)Neural Network-based Performance Prediction for Task Migration on S-NUCA Many-CoresIEEE Transactions on Computers10.1109/TC.2020.3023022(1-1)Online publication date: 2020
https://doi.org/10.1109/TC.2020.3023022
Chen MZhang XGu HWei TZhu Q(2018)Sustainability-Oriented Evaluation and Optimization for MPSoC Task Allocation and Scheduling under Thermal and Energy VariationsIEEE Transactions on Sustainable Computing10.1109/TSUSC.2017.27235003:2(84-97)Online publication date: 1-Apr-2018
https://doi.org/10.1109/TSUSC.2017.2723500
Wang XSingh ALi BYang YLi HMak T(2018)Bubble Budgeting: Throughput Optimization for Dynamic Workloads by Exploiting Dark Cores in Many Core SystemsIEEE Transactions on Computers10.1109/TC.2017.273596767:2(178-192)Online publication date: 1-Feb-2018
https://doi.org/10.1109/TC.2017.2735967
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents