More Web Proxy on the site http://driver.im/

research-article

MAPS: an integrated framework for MPSoC application parallelization

Authors:

H. Scharwächter,

H. KuniedaAuthors Info & Claims

DAC '08: Proceedings of the 45th annual Design Automation Conference

Pages 754 - 759

https://doi.org/10.1145/1391469.1391663

Published: 08 June 2008 Publication History

Abstract

In the past few years, MPSoC has become the most popular solution for embedded computing. However, the challenge of programming MPSoCs also comes as the biggest side-effect of the solution. Especially, when designers have to face the legacy C code accumulated through the years, the tool support is mostly unsatisfactory. In this paper, we propose an integrated framework, MAPS, which aims at parallelizing C applications for MPSoC platforms. It extracts coarsegrained parallelism on a novel granularity level. A set of tools have been developed for the framework. We will introduce the major components and their functionalities. Two case studies will be given, which demonstrate the use of MAPS on two different kinds of applications. In both cases the proposed framework helps the programmer to extract parallelism efficiently.

References

[1]

The OpenMP Specification for Parallel Programming. http://www.openmp.org.

[2]

Standard for Information Technology - Portable Operating System Interface (POSIX). Shell and utilities. IEEE Std 1003.1--2004, The Open Group Base Specifications Issue 6, section 2.9. IEEE and The Open Group.

[3]

M. Kulkarni, K. Pingali, B. Walter, G. Ramanarayanan, K. Bala, and L. P. Chew. Optimistic Parallelism Requires Abstractions. SIGPLAN Not., 42(6):211--222, 2007.

Digital Library

[4]

L. Thiele, I. Bacivarov, W. Haid, and K. Huang. Mapping Applications to Tiled Multiprocessor Embedded Systems. In ASAD 07, pages 29--40, 2007.

Digital Library

[5]

T. Wiangtong, P. Cheung, and W. Luk. Hardware/Software Codesign: a Systematic Approach Targeting Data-intensive Applications. IEEE Signal Processing Magazine, 22(3):14--22, 2005.

[6]

M. I. Gordon, W. Thies, M. Karczmarek, J. Lin, A. S. Meli, A. A. Lamb, C. Leger, J. Wong, H. Hoffmann, D. Maze, and S. Amarasinghe. A Stream Compiler for Communication-Exposed Architectures. SIGOPS Oper. Syst. Rev., 36(5):291--303, 2002.

Digital Library

[7]

Embedded Software Stuck at C. http://www.eetimes.com/news/design/showArticle.jhtml?articleID=202102427.

[8]

M. Z. Urfianto, T. Isshiki, A. U. Khan, D. Li, and H. Kunieda. A Multiprocessor System-on-Chip Architecture with Enhanced Compiler Support and Efficient Interconnect. In IP-SOC 2006, Design and Reuse, S.A., 2006.

[9]

M. Z. Urfianto, T. Isshiki, A. U. Khan, D. Li, and H. Kunieda. A Multiprocessor SoC Architecture with Efficient Communication Infrastructure and Advanced Compiler Support for Easy Application Development. IEICE Trans. Fundamentals, Vol. E91-A, No.4, Apr. 2008.

Digital Library

[10]

T. Isshiki, M. Z. Urfianto, A. U. Khan, D. Li, and H. Kunieda. Tightly-Coupled-Thread Model: A New Design Framework for Multiprocessor System-on-Chips. In Design Automation Symposium (Japan), 2006.

[11]

U. Banerjee, R. Eigenmann, A. Nicolau, and D. A. Padua. Automatic Program Parallelization. Proceedings of the IEEE, 81(2):211--243, 1993.

[12]

R. Leupers. Code Selection for Media processors with SIMD Instructions. In DATE '00, pages 4--8. ACM, 2000.

Digital Library

[13]

M. H. Hall, S. P. Amarasinghe, B. R. Murphy, S.-W. Liao, and M. S. Lam. Detecting Coarse-Grain Parallelism Using an Interprocedural Parallelizing Compiler. In Supercomputing '95, page 49. ACM, 1995.

Digital Library

[14]

S. Verdoolaege, H. Nikolov, and T. Stefanov. Improved Derivation of Process Networks. In ODES-4, 2006.

[15]

T. Harriss, R. Walke, B. Kienhuis, and E. Deprettere. Compilation from Matlab to Process Networks Realized in FPGA. In Design Automation of Embedded Systems, volume 7, 2002.

[16]

I. Karkowski and H. Corporaal. Design of Heterogeneous Multi-Processor Embedded Systems: Applying Functional Pipelining. In PACT '97, page 156. 1997.

Digital Library

[17]

R. N. Weng and T. Wolf. Application Analysis and Resource Mapping for Heterogeneous Network Processor Architectures. In in Proc. of Third Workshop on Network Processors and Applications (NP-3), pages 103--119, Feb. 2004.

[18]

G. Ottoni, R. Rangan, A. Stoler, and D. I. August. Automatic Thread Extraction with Decoupled Software Pipelining. In MICRO 38, pages 105--118. IEEE Computer Society, 2005.

Digital Library

[19]

W. Thies, V. Chandrasekhar, and S. Amarasinghe. A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs. In MICRO-40, 2007.

Digital Library

[20]

M. J. Bridges, N. Vachharajani, Y. Zhang, T. Jablin, and D. I. August. Revisiting the Sequential Programming Model for Multi-Core. In MICRO-40, 2007.

Digital Library

[21]

Eclipse C/C++ Development Tooling. http://www.eclipse,org/cdt.

[22]

R. Leupers, O. Wahlen, M. Hohenauer, T. Kogel, and P. Marwedel. An Executable Intermediate Representation for Retargetable Compilation and High-Level Code Optimization. In SAMOS, 2003.

[23]

M. Hind. Pointer Analysis: Haven't We Solved This Problem Yet? In PASTE '01, pages 54--61. ACM Press, 2001.

Digital Library

[24]

T. Kempf, K. Karuri, S. Wallentowitz, G. Ascheid, R. Leupers, and H. Meyr. A SW Performance Estimation Framework for Early System-Level-Design Using Fine-Grained Instrumentation. In DATE '06, pages 468--473, 2006.

Digital Library

[25]

A. V. Aho, R. Sethi, and J. D. Ullman. Compilers: Principles, Techniques, and Tools. Addison-Wesley Longman Publishing Co., Inc., 1986.

Digital Library

[26]

M. Ester, H.-P. Kriegel, J. Sander, and X. Xu. A Density-Based Algorithm for Discovering Clusters in Large Spatial Databases with Noise. In KDD 96, pages 468--473, Aug. 1996.

[27]

Independent JPEG Group, http://www.ijg.org/.

[28]

DSPStone. http://www.ert.rwthaachen.de/Projekte/Tools/DSPSTONE/dspstone.html.

Cited By

Castrillon JDesnos KGoens AMenard C(2024)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-97-9314-3_45(1107-1146)Online publication date: 21-Dec-2024
https://doi.org/10.1007/978-981-97-9314-3_45
Castrillon JDesnos KGoens AMenard C(2023)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-15-6401-7_45-2(1-40)Online publication date: 28-Sep-2023
https://doi.org/10.1007/978-981-15-6401-7_45-2
Varshika MDas A(2023)Platform-Based Design of Embedded Neuromorphic SystemsEmbedded Machine Learning for Cyber-Physical, IoT, and Edge Computing10.1007/978-3-031-19568-6_12(337-358)Online publication date: 1-Oct-2023
https://doi.org/10.1007/978-3-031-19568-6_12
Show More Cited By

Index Terms

MAPS: an integrated framework for MPSoC application parallelization
1. Computing methodologies
  1. Parallel computing methodologies
    1. Parallel programming languages
2. Software and its engineering
  1. Software notations and tools
    1. General programming languages
      1. Language types
        Parallel programming languages

Recommendations

A Parallelization Approach for Hard Real-Time Systems and Its Application on Two Industrial Programs

Applications in industry often have grown and improved over many years. Since their performance demands increase, they also need to benefit from the availability of multi-core processors. However, a reimplementation from scratch and even a restructuring ...
From sequential programming to flexible parallel execution
CASES '12: Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems

The embedded computing landscape is being transformed by three trends: growing demand for greater functionality and enriched user experience, increasing diversity and parallelism in the processing substrate, and an accelerating push for ever-greater ...
Research on Evaluation of Parallelization on an Embedded Multicore Platform
APPT '09: Proceedings of the 8th International Symposium on Advanced Parallel Processing Technologies

In order to solve the problem of serious performance bottleneck in traditional embedded platform, the parallelization of evaluation algorithms based on an embedded multicore platform is implemented. By analyzing the process of the parallel algorithms on ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '08: Proceedings of the 45th annual Design Automation Conference

June 2008

993 pages

ISBN:9781605581156

DOI:10.1145/1391469

General Chair:
Limor Fix
Intel Research Pittsburgh, Pittsburgh, PA

Copyright © 2008 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

The EDA Consortium
IEEE/CASS/CANDE/CEDA
SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 08 June 2008

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

DAC '08

Sponsor:

SIGDA

DAC '08: The 45th Annual Design Automation Conference 2008

June 8 - 13, 2008

California, Anaheim

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

98
Total Citations
View Citations
573
Total Downloads

Downloads (Last 12 months)15
Downloads (Last 6 weeks)3

Reflects downloads up to 16 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Castrillon JDesnos KGoens AMenard C(2024)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-97-9314-3_45(1107-1146)Online publication date: 21-Dec-2024
https://doi.org/10.1007/978-981-97-9314-3_45
Castrillon JDesnos KGoens AMenard C(2023)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-15-6401-7_45-2(1-40)Online publication date: 28-Sep-2023
https://doi.org/10.1007/978-981-15-6401-7_45-2
Varshika MDas A(2023)Platform-Based Design of Embedded Neuromorphic SystemsEmbedded Machine Learning for Cyber-Physical, IoT, and Edge Computing10.1007/978-3-031-19568-6_12(337-358)Online publication date: 1-Oct-2023
https://doi.org/10.1007/978-3-031-19568-6_12
Bloch ACasale-Brunet SMattavelli M(2022)Performance Estimation of High-Level Dataflow Program on Heterogeneous Platforms by Dynamic Network ExecutionJournal of Low Power Electronics and Applications10.3390/jlpea1203003612:3(36)Online publication date: 23-Jun-2022
https://doi.org/10.3390/jlpea12030036
Castrillon JDesnos KGoens AMenard C(2022)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-15-6401-7_45-1(1-40)Online publication date: 28-Jan-2022
https://doi.org/10.1007/978-981-15-6401-7_45-1
Bloch ACasale-Brunet SMattavelli M(2021)Methodologies for Synthesizing and Analyzing Dynamic Dataflow Programs in Heterogeneous Systems for Edge ComputingIEEE Open Journal of Circuits and Systems10.1109/OJCAS.2021.31163422(769-781)Online publication date: 2021
https://doi.org/10.1109/OJCAS.2021.3116342
Bloch ACasale-Brunet SMattavelli M(2021)Inter-actions parallel execution on GPU from high-level dataflow synthesis2021 55th Asilomar Conference on Signals, Systems, and Computers10.1109/IEEECONF53345.2021.9723288(1151-1155)Online publication date: 31-Oct-2021
https://doi.org/10.1109/IEEECONF53345.2021.9723288
Marwedel PMarwedel P(2021)Application MappingEmbedded System Design10.1007/978-3-030-60910-8_6(295-348)Online publication date: 26-Jan-2021
https://doi.org/10.1007/978-3-030-60910-8_6
Maruf MAzim A(2020)Requirements-preserving design automation for multiprocessor embedded system applicationsJournal of Ambient Intelligence and Humanized Computing10.1007/s12652-020-02086-9Online publication date: 5-Jun-2020
https://doi.org/10.1007/s12652-020-02086-9
Riebler HVaz GKenter TPlessl C(2019)Transparent Acceleration for Heterogeneous Platforms With Compilation to OpenCLACM Transactions on Architecture and Code Optimization10.1145/331942316:2(1-26)Online publication date: 18-Apr-2019
https://dl.acm.org/doi/10.1145/3319423
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents