[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
research-article

An MDE Approach for Rapid Prototyping and Implementation of Dynamic Reconfigurable Systems

Published: 02 December 2015 Publication History

Abstract

This article presents a co-design methodology based on RecoMARTE, an extension to the well-known UML MARTE profile, which is used for the specification and automatic generation of Dynamic and Partially Reconfigurable Systems-on-Chip (DRSoC). This endeavor is part of a larger framework in which Model-Driven Engineering (MDE) techniques are extensively used for modeling and via model transformations, generating executable models, which are exploited by implementation tools to create reconfigurable systems. More specifically, the methodological aspects presented in this article are concerned with expediting the conception and implementation of the hardware platform and the integration of correct by construction reconfiguration controller. This article builds upon previous research by integrating previously separated endeavors to obtain a complete PR system generation chain, which aims at shielding the designer of many of the burdensome technological and tool-specific requirements. The methodology permits for the verification of the platform description at different stages in the development process (i.e., HDL for simulation, static FPGA implementation, controller simulation and verification). Furthermore, automation capabilities embedded in the flow enable the generation of the platform description and the integration of the reconfiguration controller executive seamlessly. In order to demonstrate the benefits of the proposed approach, we present a case study in which we target the creation of an image-processing application to be deployed onto an FPGA board. We present the required modeling strategies and we discuss how the generation chains are integrated with the back-end Xilinx tools (the most mature version of PR technology) to produce the necessary executable artifacts: VHDL for the platform description and a C description of the reconfiguration controller to be executed by an embedded processor.

References

[1]
T. Arpinen, T. Koskinen, E. Salminen, T. D. Hamalainen, and M. Hannikainen. 2009. Evaluating UML2 modeling of IP-XACT objects for automatic MP-SoC integration onto FPGA. In Proceedings of the Design, Automation, Test in Europe, Conference Exhibition, 2009 (DATE'09). 244--249.
[2]
D. Bacon, R. Rabbah, and S. Shukla. 2013. FPGA programming for the masses. Queue 11, 2.
[3]
Brian Bailey and Grant Martin. 2010. IP meta-models for SoC assembly and HW/SW interfaces. In ESL Models and Their Application, Springer US, 33--82.
[4]
C. Beckhoff, D. Koch, and J. Torresen. 2014. Design tools for implementing self-aware and fault-tolerant systems on FPGAs. ACM Trans. Reconfig. Tech. Syst. 7, 2, Article 14, 23 pages.
[5]
P. Bomel, J. Crenne, L. Ye, J.-P. Diguet, and G. Gogniat. 2009. Ultra-fast downloading of partial bitstreams through Ethernet. In Proceedings of the 22nd International Conference on Architecture of Computing Systems (ARCS'09). Springer-Verlag, Berlin, 72--83.
[6]
Fateh Boutekkouk, Mohamed Benmohammed, Sebastien Bilavarn, and Michel Auguin. 2009. UML2.0 profiles for embedded systems and SOCs. J. Obj. Tech. 8, 1, 135--157.
[7]
CEA. 2014. Open Source Tool for Graphical UML2 Modelling. http://www.papyrusuml.org.
[8]
Sana Cherif. 2013. A model-based approach for the conception of dynamically reconfigurable systems: From MARTE to RecoMARTE. Ph.D. dissertation, Université de Lille - INRIA.
[9]
J. Dekeyser, P. Boulet, P. Marquet, and S. Meftali. 2005. Model driven engineering for SoC co-design. In Proceedings of the 3rd International IEEE-NEWCAS Conference, 2005. 21--25.
[10]
Gwenaël Delaval, Hervé Marchand, and Eric Rutten. 2010. Contracts for modular discrete controller synthesis. SIGPLAN Notes 45, 4 (April 2010), 57--66.
[11]
Gwenaël Delaval and Eric Rutten. 2010. Reactive model-based control of reconfiguration in the fractal component-based model. In Component-Based Software Engineering. Lecture Notes in Computer Science, vol. 6092. Springer, Berlin, 93--112.
[12]
D. D. Gajski, A. C.-H. Wu, V. Chaiyakul, S. Mori, T. Nukiyama, and P. Bricaud. 2000. Essential issues for IP reuse. In Proceedings of the Design Automation Conference (ASP-DAC 2000). 37--42.
[13]
Abdoulaye Gamatié, Sébastien Le Beux, éric Piel, Rabie Ben Atitallah, Anne Etien, Philippe Marquet, and Jean-Luc Dekeyser. 2011. A model-driven design framework for massively parallel embedded systems. ACM Trans. Embed. Comput. Syst. 10, 4, Article 39 (2011), 36 pages.
[14]
Philip Garcia, Katherine Compton, Michael Schulte, Emily Blem, and Wenyin Fu. 2006. An overview of reconfigurable hardware in embedded systems. EURASIP J. Embed. Syst. 1.
[15]
Lingkan Gong and Oliver Diessel. 2014. Chapter 2: Verification challenges. In Functional Verification of Dynamically Reconfigurable FPGA-Based Systems, Springer.
[16]
I. Gray, N. Matragkas, N. C. Audsley, L. S. Indrusiak, D. Kolovos, and R. Paige. 2011. Model-based hardware generation and programming - The MADES approach. In Proceedinds of the 14th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops, 2011, 88--96.
[17]
S. Guillet, F. de Lamotte, N. le Griguer, E. Rutten, J.-P. Diguet, and G. Gogniat. 2012. Modeling and synthesis of a dynamic and partial reconfiguration controller. In Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL), 2012, 703--706.
[18]
S. Guillet, F. de Lamotte, N. le Griguer, E. Rutten, G. Gogniat, and J.-P. Diguet. 2014. Extending UML/MARTE to support discrete controller synthesis, application to reconfigurable systems-on-chip modeling. ACM Trans. Reconfig. Tech. Syst. 7, 3, Article 27 (Sept. 2014).
[19]
Fernando Herrera, Héctor Posadas, Pablo Peñil, Eugenio Villar, Francisco Ferrero, Raúl Valencia, and Gianluca Palermo. 2014. The COMPLEX methodology for UML/MARTE modeling and design space exploration of embedded systems. J. Syst. Archit. 60, 1 (Jan. 2014), 55--78.
[20]
IEEE. 2009. IEEE 1685, IEEE Standard for IP-XACT, Standard structure for packaging, integrating, and reusing IP within tools flows. http://standards.ieee.org/getieee/1685/download/1685-2009.pdf.
[21]
Abhishek Kumar Jain, Khoa Dang Pham, Jin Cui, Suhaib A. Fahmy, and Douglas L. Maskell. 2014. Virtualized execution and management of hardware tasks on a hybrid ARM-FPGA platform. J. Signal Process. Syst. 77, 1--2 (Oct. 2014), 61--76.
[22]
Dirk Koch, Jim Torresen, Christian Beckhoff, Daniel Ziener, Christopher Dennl, Volker Breuer, Jürgen Teich, Michael Feilen, and Walter Stechele. 2012. Partial reconfiguration on FPGAs in practice - Tools and applications. In Proceedings of the ARCS Workshops. 297--319.
[23]
S. Neuendorffer. 2010. Chapter 12: FPGA Platforms for Embedded Systems. In Model-Based Design for Embedded System, Morgan Kaufmann.
[24]
Gilberto Ochoa-Ruiz, Ouassila Labbani, El-Bay Bourennane, Philippe Soulard, and Sana Cherif. 2012. A high-level methodology for automatically generating dynamic partially reconfigurable systems using IP-XACT and the UML MARTE profile. Design Automat. Embed. Syst. (2012), 1--36.
[25]
OMG. 2014a. Model-driven engineering. http://www.ogm/org/mda.
[26]
OMG. 2014b. Modeling and analysis of real-time and embedded systems (MARTE), Beta 3. http://www.omgwiki.org/marte-ftf2/doku.php.
[27]
K. Papadimitriou, A. Dollas, and S. Hauck. 2011. Performance of partial reconfiguration in FPGA systems: A survey and a cost model. ACM Trans. Reconfig. Tech. Syst. 4, 4, Article 36 (2011).
[28]
Ponzet. 2006. Sim2Chro. Official website and user manual. http://www.di.ens.fr/∼pouzet/lucid-synchrone/manual_html/manual038.html.
[29]
Imran Rafiq Quadri, Abdoulaye Gamatié, Pierre Boulet, Samy Meftali, and Jean-Luc Dekeyser. 2012. Expressing embedded systems configurations at high abstraction levels with UML MARTE profile: Advantages, limitations and alternatives. J. Syst. Archit. 58, 5, 178--194.
[30]
P. J. G. Ramadge and W. M. Wonham. 1989. The control of discrete event systems. Proc. IEEE 77, 1.
[31]
A. Sangiovanni-Vincentelli. 2007. Quo Vadis, SLD? Reasoning about the trends and challenges of system level design. Proc. IEEE 95, 3 (March 2007), 467--506.
[32]
T. Schattkowsky, Tao Xie, and W. Mueller. 2009. A UML frontend for IP-XACT-based IP management. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE'09), 238--243.
[33]
D.C. Schmidt. 2006. Introduction: Model-driven engineering. Computer 39, 2 (Feb 2006), 25--31.
[34]
Sodius. 2014. MDWorkbench Rererence Manual. http://www.sodius.org.
[35]
Maamar Touiza, Gilberto Ochoa-Ruiz, El-Bay Bourennane, Abderrezak Guessoum, and Kamel Messaoudi. 2013. A novel methodology for accelerating bitstream relocation in partially reconfigurable systems. Microprocess. Microsyst. 37, 3, 358--372.
[36]
J. Vidal, F. de Lamotte, G. Gogniat, J.-P. Diguet and S. Guillet. 2011. Dynamic applications on reconfigurable systems: From UML model design to FPGAs implementation. In Proceedings of the Design, Automation and Test in Europe (DATE 2011). 1--4.
[37]
Kizheppatt Vipin and Suhaib A. Fahmy. 2012. Architecture-aware reconfiguration-centric floorplanning for partial reconfiguration. In Reconfigurable Computing: Architectures, Tools and Applications, Lecture Notes in Computer Science, vol. 7199, Springer, Berlin, 13--25.
[38]
Pamela Wattebled, Jean-Philippe Diguet, and Jean-Luc Dekeyser. 2012. Membrane-based design and management methodology for parallel dynamically reconfigurable embedded systems. In Proceedings of the 7th International Workshop on Reconfigutable Communication-Centric Systems-on-Chip (ReCoSoC). 1--8.
[39]
Xilinx. 2012a. EDK concepts, tools, and techniques, UG683. http://www.xilinx.com.
[40]
Xilinx. 2012b. Embedded System Tools Reference Manual EDK, UG111. http://www.xilinx.com.
[41]
Xilinx. 2012c. Partial reconfiguration overview, WP374. http://www.xilinx.com.
[42]
Xilinx. 2012d. Platform Specification Format Reference Manual 14.1, UG642. http://www.xilinx.com.

Cited By

View all
  • (2023)A Model-Driven Platform for Dynamic Partially Reconfigurable Architectures: A Case Study of a Watermarking SystemMicromachines10.3390/mi1402048114:2(481)Online publication date: 19-Feb-2023
  • (2023)A Survey on Adaptive Computing in Robotics: Modelling, Methods and ApplicationsIEEE Access10.1109/ACCESS.2023.328119011(53830-53849)Online publication date: 2023
  • (2021)A Service-Oriented Component-Based Framework for Dynamic Reconfiguration Modeling Targeting SystemC/TLMInternational Journal of Reconfigurable Computing10.1155/2021/55843912021Online publication date: 1-Jan-2021
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Transactions on Design Automation of Electronic Systems
ACM Transactions on Design Automation of Electronic Systems  Volume 21, Issue 1
November 2015
464 pages
ISSN:1084-4309
EISSN:1557-7309
DOI:10.1145/2852253
  • Editor:
  • Naehyuck Chang
Issue’s Table of Contents
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

Publication History

Published: 02 December 2015
Accepted: 01 June 2015
Revised: 01 March 2015
Received: 01 November 2014
Published in TODAES Volume 21, Issue 1

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. CAD
  2. FPGA
  3. IP reuse
  4. IP-XACT
  5. Model driven engineering
  6. UML MARTE
  7. discrete controller synthesis
  8. partial reconfiguration

Qualifiers

  • Research-article
  • Research
  • Refereed

Funding Sources

  • ANR research project FAMOUS
  • French National Research Agency

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)5
  • Downloads (Last 6 weeks)1
Reflects downloads up to 03 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2023)A Model-Driven Platform for Dynamic Partially Reconfigurable Architectures: A Case Study of a Watermarking SystemMicromachines10.3390/mi1402048114:2(481)Online publication date: 19-Feb-2023
  • (2023)A Survey on Adaptive Computing in Robotics: Modelling, Methods and ApplicationsIEEE Access10.1109/ACCESS.2023.328119011(53830-53849)Online publication date: 2023
  • (2021)A Service-Oriented Component-Based Framework for Dynamic Reconfiguration Modeling Targeting SystemC/TLMInternational Journal of Reconfigurable Computing10.1155/2021/55843912021Online publication date: 1-Jan-2021
  • (2018)Comparing Three Clustering-based Scheduling Methods for Energy-Aware Rapid Design of MP2SoCsJournal of Signal Processing Systems10.5555/3200212.320022290:4(537-570)Online publication date: 1-Apr-2018
  • (2018)Towards Dynamically Reconfigurable SoCs (DRSoCs) in industrial automation: State of the art, challenges and opportunitiesMicroprocessors and Microsystems10.1016/j.micpro.2018.07.00262(20-40)Online publication date: Oct-2018
  • (2017)Comparing Three Clustering-based Scheduling Methods for Energy-Aware Rapid Design of MP2SoCsJournal of Signal Processing Systems10.1007/s11265-017-1261-790:4(537-570)Online publication date: 14-Aug-2017

View Options

Login options

Full Access

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media