Article

Free access

CP-PACS: a massively parallel processor for large scale scientific calculations

Authors:

Taisuke Boku,

Ken'ichi Itakura,

Hiroshi Nakamura,

Kisaburo NakazawaAuthors Info & Claims

ICS '97: Proceedings of the 11th international conference on Supercomputing

Pages 108 - 115

https://doi.org/10.1145/263580.263608

Published: 11 July 1997 Publication History

PDF eReader

References

[1]

T. Shirakawa, T. Hoshino, Y. Oyanagi, Y. Iwasaki, T. Yoshic, K. Kanaya, S. Ichii, Y. Kawai, "QCDPAX - An MIMD Array of Vector Processors for the Numerical Simulation of Quantam Chromodynamics", Proc. Supercomputing'89, pp.495-504. 1989.

Digital Library

Google Scholar

[2]

K. Nakazawa, H. Nakamura, H. Imori, S. Kawabe, "Pseudo Vector Processor based on Register-Windowed Superscalar Pipeline", Proc. Supercomputing'92, pp.G42-651, 1992.

Digital Library

Google Scholar

[3]

H. Nakamura, H. Imori, K. Nakazawa, T. Boku, I. Nakata, Y. Yamashita, H. Wada, Y. Inagami, "A Scalar Architecture for Pseudo Vector Processing based on Slide-Windowed Registers", Proc. Intl. Conf. on Supercomputing'93, pp. 298-307, 1993

Digital Library

Google Scholar

[4]

B. R. Rau, M. Lee, P. P. Tirumalai, M. S. Schlanker, "Register Allocation for Software Pipelined Loops", Proc. of the ACM SIGPLAN 92 Conf. on Progamming Language Design and Implementation, pp.283- 299, 1992.

Digital Library

Google Scholar

[5]

R. H. Katz, D. A. Patterson, G. A. Gibson, "Disk System Architecture for High Performance Computing, Proc. IEEE, 78:2, 1990.

Google Scholar

[6]

HPF: "High Performance Fortran Language Specification, ver, 1.0 (1993.5.3.9 PART I)", Fortran Forum, 12:4 (Special Issue), 1993.

Digital Library

Google Scholar

[7]

M. L. Simmons, H. J. Wasserman, "Performance Evaluation of the IBM RISC System/6000: Comparison of an Optimized Scalar Processor with Two Vector Processors", Proc. of Supercomputing '90, pp.132-141, 1990.

Digital Library

Google Scholar

[8]

T. Chen and J. L. Baer, "A Performance Study of Software and Hardware Data Prefetching Scheme". Proc. of 21th ISCA, pp.223-232, 1994.

Digital Library

Google Scholar

[9]

H. Nakamura, K. Nakazawa, H. Li, H. Imori, T. Boku, I. Nakata, Y. Yamashita, "Evaluation of Pseudo Vector Processor based on Slide-Windowed Registers", Proc. of HICSS-27, pp.368-377, 1994.

Google Scholar

[10]

M. Lam, "Software Pipelining: An Effective Scheduling Technique for VLIW Machines", Proc. of ACM SIG- PLAN'88 Conf. on Programming Language Design and Implementation, pp.318-327, 1988.

Digital Library

Google Scholar

[11]

K. Itakura, M. Hattori, T. Boku, H. Nakamura, K. Nakazawa, "Preliminary evaluation of NAS Parallel Benchmarks on CP-PACS", Proc. of PERMEAN'95, pp.68-77, Aug., 1995.

Google Scholar

[12]

A. Saulsbury, F. Pang, and A. Nowatzyk, "Missing the Memory Wall: The Case for Processor/Memory Integration", Proc. of 23rd ISCA, pp.90-101, 1996.

Digital Library

Google Scholar

[13]

D. Callahan, A. Porteriield, "Data Cache Performance of Supercomputer Applications", Proc. Supercomputing '90, pp 564-572, 1990.

Digital Library

Google Scholar

[14]

Hewlett-Packard Company. "PA-RISC 1.1 Architecture and Instruction Set Reference Manual". Manual Part Number 09740-90039, 1990.

Google Scholar

[15]

J. J. Dongarra, "Performance of Various Computers Using Standard Linear Equations Software", Univ. of Tennessee, Tech. Rep., CS-89-85, 1996.

Digital Library

Google Scholar

[16]

D. Bailey, et. al., "The NAS Parallel Benchmarks", Technical report. NAS, RNR-94-007, 1994.

Google Scholar

[17]

S. Saim, et. al., "Parallel Benchmark (Version 1.0) Results 11-96". Technical report. NAS, RNR-96-018, 1996.

Google Scholar

Cited By

View all

Shimizu M(2019)Hitachi HI-UX/MPP SeriesOperating Systems for Supercomputers and High Performance Computing10.1007/978-981-13-6624-6_4(47-70)Online publication date: 16-Oct-2019
https://doi.org/10.1007/978-981-13-6624-6_4
Gerofi BIshikawa YRiesen RWisniewski R(2019)Introduction to HPC Operating SystemsOperating Systems for Supercomputers and High Performance Computing10.1007/978-981-13-6624-6_1(3-15)Online publication date: 16-Oct-2019
https://doi.org/10.1007/978-981-13-6624-6_1
Hanawa TFujii HFujita NOdajima TMatsumoto KBoku T(2015)Evaluation of FFT for GPU Cluster Using Tightly Coupled Accelerators ArchitectureProceedings of the 2015 IEEE International Conference on Cluster Computing10.1109/CLUSTER.2015.113(635-641)Online publication date: 8-Sep-2015
https://dl.acm.org/doi/10.1109/CLUSTER.2015.113
Show More Cited By

Index Terms

CP-PACS: a massively parallel processor for large scale scientific calculations

Recommendations

PACS: a parallel microprocessor array for scientific calculations
Performance Improvement for Matrix Calculation on CP-PACS Node Processor
HPC-ASIA '97: Proceedings of the High-Performance Computing on the Information Superhighway, HPC-Asia '97

CP-PACS (Computational Physics by Parallel Array Computer System) is a massively parallel processing system with 2048 node processors for large scale scientific calculations. On a node processor of CP-PACS, there is a special hardware feature called PVP-...
CP-PACS: a massively parallel processor at the University of Tsukuba
Special Anniversary issue

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ICS '97: Proceedings of the 11th international conference on Supercomputing

July 1997

347 pages

ISBN:0897919025

DOI:10.1145/263580

Chairmen:
Steven J. Wallach
Hewlett-Packard/Convex
,
Hans Zima
Univ., of Vienna, Vienna, Austria

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 11 July 1997

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ICS97

Sponsor:

SIGARCH

ICS97: 1997 International Conference on Supercomputing

July 7 - 11, 1997

Vienna, Austria

Acceptance Rates

ICS '97 Paper Acceptance Rate 45 of 135 submissions, 33%;

Overall Acceptance Rate 629 of 2,180 submissions, 29%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

21
Total Citations
View Citations
294
Total Downloads

Downloads (Last 12 months)37
Downloads (Last 6 weeks)6

Reflects downloads up to 11 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Shimizu M(2019)Hitachi HI-UX/MPP SeriesOperating Systems for Supercomputers and High Performance Computing10.1007/978-981-13-6624-6_4(47-70)Online publication date: 16-Oct-2019
https://doi.org/10.1007/978-981-13-6624-6_4
Gerofi BIshikawa YRiesen RWisniewski R(2019)Introduction to HPC Operating SystemsOperating Systems for Supercomputers and High Performance Computing10.1007/978-981-13-6624-6_1(3-15)Online publication date: 16-Oct-2019
https://doi.org/10.1007/978-981-13-6624-6_1
Hanawa TFujii HFujita NOdajima TMatsumoto KBoku T(2015)Evaluation of FFT for GPU Cluster Using Tightly Coupled Accelerators ArchitectureProceedings of the 2015 IEEE International Conference on Cluster Computing10.1109/CLUSTER.2015.113(635-641)Online publication date: 8-Sep-2015
https://dl.acm.org/doi/10.1109/CLUSTER.2015.113
Sumimoto SOoe KKumon KBoku TSato MUkawa AEgan GMuraoka Y(2006)A scalable communication layer for multi-dimensional hyper crossbar network using multiple gigabit ethernetProceedings of the 20th annual international conference on Supercomputing10.1145/1183401.1183418(107-115)Online publication date: 28-Jun-2006
https://dl.acm.org/doi/10.1145/1183401.1183418
Boku TSato MUkawa ATakahashi DSumimoto SKumon KMoriyama TShimizu M(2006)PACS-CSProceedings of the Sixth IEEE International Symposium on Cluster Computing and the Grid10.1109/CCGRID.2006.78(233-240)Online publication date: 16-May-2006
https://dl.acm.org/doi/10.1109/CCGRID.2006.78
Boku TSusa HOnuma KUmemura MSato MTakahashi D(2004)Formation of Dwarf Galaxies in Reionized Universe with Heterogeneous Multi-computer SystemComputational Science - ICCS 200410.1007/978-3-540-25944-2_81(629-636)Online publication date: 2004
https://doi.org/10.1007/978-3-540-25944-2_81
Boku TUmemura MMakino JFukushige TSusa HUkawa AEbcioglu KPingali KNicolau A(2002)Heterogeneous multi-computer systemProceedings of the 16th international conference on Supercomputing10.1145/514191.514198(26-34)Online publication date: 22-Jun-2002
https://dl.acm.org/doi/10.1145/514191.514198
Boku TMakino JSusa HUmemura MFukushige TUkawa A(2002)Heterogeneous multi-computer system: a new paradigm of parallel processingProceedings. International Conference on Parallel Computing in Electrical Engineering10.1109/PCEE.2002.1115187(3-8)Online publication date: 2002
https://doi.org/10.1109/PCEE.2002.1115187
Loucif SOuld-Khaoua MAl-Ayyoub A(2002)HypermeshesJournal of Systems Architecture: the EUROMICRO Journal10.1016/S1383-7621(02)00063-248:1-3(37-47)Online publication date: 1-Sep-2002
https://dl.acm.org/doi/10.1016/S1383-7621%2802%2900063-2
Tatebe ONagashima USekiguchi SKitabayashi HHayashida YSlocomb C(2001)Design and implementation of FMPL, a fast message-passing library for remote memory operationsProceedings of the 2001 ACM/IEEE conference on Supercomputing10.1145/582034.582049(15-15)Online publication date: 10-Nov-2001
https://dl.acm.org/doi/10.1145/582034.582049
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

PACS: a parallel microprocessor array for scientific calculations

Performance Improvement for Matrix Calculation on CP-PACS Node Processor

CP-PACS: a massively parallel processor at the University of Tsukuba