Cited By
View all- Narnolia VJana USaha T(2020)Multi-Arc Processor—Harnessing Pseudo-concurrent Multiple Instruction Set Architecture (ISA) Over a Single Hardware PlatformProceedings of the Global AI Congress 201910.1007/978-981-15-2188-1_42(535-548)Online publication date: 3-Apr-2020
- Han SJiang Y(2023)RISC-V-Based Evaluation and Strategy Exploration of MRAM Triple-Level Hybrid Cache SystemsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2023.326810831:7(980-992)Online publication date: Jul-2023
- Yun JRustamov FKim JShin Y(2022)Fuzzing of Embedded Systems: A SurveyACM Computing Surveys10.1145/353864455:7(1-33)Online publication date: 15-Dec-2022
- Show More Cited By