[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
research-article

Optimal codes for single-error correction, double-adjacent-error detection

Published: 01 September 2006 Publication History

Abstract

In certain memory systems the most common error is a single error and the next most common error is two errors in positions which are stored physically adjacent in the memory. In this correspondence we present optimal codes for recovering from such errors. We correct single errors and detect double adjacent errors. For detecting adjacent errors we consider codes which are byte-organized. In the binary case, it is clear that the length of the code is at most 2r-r-1, where r is the redundancy of the code. We summarize the known results and some new ones in this case. For the nonbinary case we show an upper bound, called “the pairs bound,” on the length of such code. Over GF(3) codes with bytes of size 2 which attain the bound exist if and only if perfect codes with minimum Hamming distance 5 over GF(3) exist. Over GF(4) codes which attain the bound with byte size 2 exist for all redundancies. For most other parameters we prove the nonexistence of codes which attain the bound

Cited By

View all
  • (2019)Improving error tolerance for multithreaded register filesIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.5555/1515827.151583416:8(1009-1020)Online publication date: 21-Nov-2019
  • (2009)Exploiting memory soft redundancy for joint improvement of error tolerance and access efficiencyIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2008.200174317:8(973-982)Online publication date: 1-Aug-2009
  • (2006)Exploiting soft redundancy for error-resilient on-chip memory designProceedings of the 2006 IEEE/ACM international conference on Computer-aided design10.1145/1233501.1233610(535-540)Online publication date: 5-Nov-2006
  • Show More Cited By
  1. Optimal codes for single-error correction, double-adjacent-error detection

    Recommendations

    Comments

    Please enable JavaScript to view thecomments powered by Disqus.

    Information & Contributors

    Information

    Published In

    cover image IEEE Transactions on Information Theory
    IEEE Transactions on Information Theory  Volume 46, Issue 6
    September 2000
    335 pages

    Publisher

    IEEE Press

    Publication History

    Published: 01 September 2006

    Qualifiers

    • Research-article

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 25 Jan 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2019)Improving error tolerance for multithreaded register filesIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.5555/1515827.151583416:8(1009-1020)Online publication date: 21-Nov-2019
    • (2009)Exploiting memory soft redundancy for joint improvement of error tolerance and access efficiencyIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2008.200174317:8(973-982)Online publication date: 1-Aug-2009
    • (2006)Exploiting soft redundancy for error-resilient on-chip memory designProceedings of the 2006 IEEE/ACM international conference on Computer-aided design10.1145/1233501.1233610(535-540)Online publication date: 5-Nov-2006
    • (2005)Error-tolerance memory Microarchitecture via Dynamic MultithreadingProceedings of the 2005 International Conference on Computer Design10.1109/ICCD.2005.50(179-184)Online publication date: 2-Oct-2005

    View Options

    View options

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media