Cited By
View all- Chu WDimond RPerrott SSeng SLuk W(2004)Customisable EPIC ProcessorProceedings of the conference on Design, automation and test in Europe - Volume 310.5555/968880.969248Online publication date: 16-Feb-2004
Power-efficient flexible processor architecture for embedded applications
Authors: 
Frederik Vermeulen, Francky Catthoor, Lode Nachtergaele, Diederik Verkest, Hugo De ManAuthors Info & Claims
Pages 376 - 385
Abstract
In the design of embedded systems, a processor architecture is a tradeoff between energy consumption, area, speed, design time, and flexibility to cope with future design changes. New versions in a product generation may require small design changes in any part of the design. We propose a novel processor architecture concept, which provides the flexibility needed in practice at a reduced power and performance cost compared to a fully programmable processor. The crucial element is a novel protocol combining an efficient, customized component with a flexible processor into a hybrid architecture.
References
[1]
{1} VSI Alliance, On-Chip Bus Development Working Group, "On-chip bus attributes 1.0," VSI Alliance, 1998.
[2]
{2} D. Flynn, "AMBA: Enabling reusable on-chip designs," IEEE Micro. vol. 17, pp. 20-27, July 1997.
[3]
{3} H. Chang, L. Cooke. M. Hunt, G. Martin, A. McNelly, and L. Todd, Surviving the SOC Revolution. Norwell, MA: Kluwer, 1999.
[4]
{4} R. Gonzalez, "Xtensa: A configurable and extensible processor," IEEE Micro, vol. 20. pp. 60-70, Mar. 2000.
[5]
{5} J. Van Praet, G. Goossens, D. Lanneer, and H. De Man, "Instruction set definition and instruction selection for ASIPs," in Proc. Int. Symp. High-Level Syntheses, Los Alamitos, CA, 1994, pp. 11-16.
[6]
{6} P. G. Paulin, C. Liem, M. Cornero, R. Naçabal, and G. Goossens, "Embedded software in real-time signal processing systems: Application and architecture trends," Proc. IEEE, vol. 85, pp 419-435 Mar. 1997.
[7]
{7} S. Adve, D. Burger, R. Eigenmann, A. Rawsthorne, M. Smith, C. Gebotys. M. Kandemir, D. Lilja, A. Choudhary, J. Fang, and P. Yew, "Changing interaction of compiler and architecture," IEEE Computer, vol. 30, pp. 51-58, Dec. 1997.
[8]
{8} P. Panda, N. Dutt, and A. Nicolau, "Data cache sizing for embedded processor applications," in Proc. Conf. Design Automation and Test Conf., Paris, France, Feb. 1998, pp. 925-926.
[9]
{9} E. Torrie, M. Martonosi, C. Tseng, and M. Hall, "Characterizing the memory behavior of compiler-parallelized applications," IEEE Trans. Parallel Distrib. Syst., vol. 7, pp. 1224-1236, Dec. 1996.
[10]
{10} D. Truong, F. Bodin, and A. Seznec, "Improving cache behavior of dynamically allocated data structures," in Proc. Int. Conf. Parallel Architectures and Compilation Techniques, Los Alamitos. CA, 1998, pp. 322-329.
[11]
{11} D. Lanneer, J. Van Praet, K. Schoofs, W. Geurts, A. Kifli, F. Thoen, and G. Goossens, "CHESS, retargetable code generation for embedded DSP processors," in Code Generation for Embedded Processors, P. Marwedel and G. Goossens. Eds. Norwell, MA: Kluwer, 1995, pp. 85-296.
[12]
{12} A. DeHon and J. Wawrzynek, "Reconfigurable computing: What, why, and implications for design automation," in Proc. Design Automation Conf., New Orleans, LA, June 1999, pp. 610-615.
[13]
{13} G. Borriello, C. Ebeling, S. Hauck, and S. Burns, "The triptych FPGA architecture" IEEE Trans. VLSI Syst., vol. 3, pp. 491-501, Dec. 1995.
[14]
{14} F. Vahid and T. Givargis, "The case for a configure-and-execute paradigm," in Proc. 7th Int. Workshop Hardware/Software Co-Design, Rome. Italy, May 1999, pp. 59-63.
[15]
{15} D. C. Cronquist, P. Franklin, S. G. Berg, and C. Ebeling, "Specifying and compiling applications for RaPiD," in Proc. IEEE Symp. Field Programmage Gate Arrays Custom Computing Machines, Los Alamitos, CA, 1998, pp. 116-125.
[16]
{16} J. Rabaey, A. Abnous, Y. Ichikawa, K. Seno, and M. Wan, "Heterogeneous reconfigurable systems," in Proc. IEEE Workshop Signal Systems, Leicester, U.K., Nov. 1997, pp. 24-34.
[17]
{17} H. Schmitt and D. Thomas, "Synthesis of application-specific memory designs," IEEE Trans. VLSI Syst., vol. 5, pp. 101-111, Mar. 1997.
[18]
{18} P. Lippens, J. van Meerbergen, and W. Verhaegh, "Allocation of muitiport memories for hierarchical data streams," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, Santa Clara, CA, Nov. 1993, pp. 728-735.
[19]
{19} S. Bakshi and D. Gajski, "A memory selection algorithm for high performance pipelines," in Proc. Eur. Design Automation Conf., Brighton, U.K., Sept. 1995.
[20]
{20} M. Chiodo, P. Giusto, A. Jurecska, H. Hsieh, A. Sangiovanni-Vincentelli, and L. Lavagno, "Hardware-software co-design of embedded systems," IEEE Micro, vol. 14, pp. 26-36, Aug. 1994.
[21]
{21} I. Bolsens, H. De Man, B. Lin, K. Van Rompaey, S. Vercauteren, and D. Verkest, "Hardware-software co-design of digital telecommunication systems," Proc. IEEE, pp. 391-418, Mar. 1997.
[22]
{22} A. Kalavade and E. Lee, "Manifestations of heterogeneity in hard-ware-software co-design," in Proc. Design Automation Conf., San Diego. CA, 1994.
[23]
{23} D. Patterson and J. Hennessy, Computer Architecture: A Quantitative Approach. San Mateo, CA: Morgan Kaufmann, 1996.
[24]
{24} S. Chinnery and K. Keutzer, "Closing the gap between ASIC and custom: An ASIC perspective," in Proc. Design Automation Conf., Los Angeles, CA, June 2000, pp. 637-642.
[25]
{25} A. Chandrakasan and R. Brodersen, Eds., Low Power CMOS Design . Piscataway, NJ: IEEE Press, 1998.
[26]
{26} F. Catthoor, S. Wuytack, E. De Greef, F. Franssen, L. Nachtergaele, and H. De Man, "System-level transformations for low power data transfer and storage," in Paper Collection on 'Low Power CMOS Design', A. Chandrakasan and R. Brodersen, Eds. Piscataway, NJ: IEEE Press, 1998, pp. 609-618.
[27]
{27} Digital Video Coding at Telenor R&D. Telenor's H.263 Software Sci. Rep. {Online}. Available: http://www.nta.no/brukere/DVC/h263_software/.
[28]
{28} Advanced RISC Machines, Ltd. Sci. Rep. {Online}. Available: http://www.arm.com/Pro+Peripherals/Cores/ARM7TDMI/.
[29]
{29} Xilinx. Virtex power estimate wurksheet version 1.5 Sci. Rep. {Online}. Available: http://www.xilinx.com/cgi-bin/powerweb.pl
[30]
{30} VSI Alliance, "VSI Alliance architecture document." in VSI Alliance, 1.0 ed., 1997.
[31]
{31} Texas Instruments. TMS320C6000 power consumption summary--Application Rep. SPRA486B. {Online}. Available: http://www-s.ti.com/sc/ psheets/spra486b/spra486b.pdf.
[32]
{32} W. Dougherty, D. Pursley, and D. Thomas, "Instruction subsetting: Trading power for programmability," in Proc. IEEE Workshop Very Large Scale Integration (VLSI) Syst., Los Alamitos, CA, 1998, pp. 42-47.
[33]
{33} J. Montanaro et al., "A 160-MHz, 32-b, 0.5W CMOS RISC microprocessor," IEEE J Solid-State Circuits, vol. 31, pp. 1703-1714, Nov. 1996.
[34]
{34} F. Vermeulen, F. Catthoor, D. Verkest, and H. De Man, "Formalized three-layer system-level model and reuse methodology for embedded data-dominated applications," IEEE Trans. VLSI Syst., vol. 8, pp. 207-216. Apr. 2000.
Index Terms
- Power-efficient flexible processor architecture for embedded applications
Recommendations
Combined Application of Data Transfer and Storage Optimizing Transformations and Subword Parallelism Exploitation for Power Consumption and Execution Time Reduction in VLIW Multimedia Processors
In this paper the important issues in mapping data dominated multimedia applications on Very Long Instruction Word (VLIW) multimedia processors are addressed. The main design quality factors of applications realized on the target architecture platform ...
An Improved Pipelined Processor Architecture Eliminating Branch and Jump Penalty
ICCEA '10: Proceedings of the 2010 Second International Conference on Computer Engineering and Applications - Volume 01Control dependencies are one of the major limitations to increase the performance of pipelined processors. This paper deals with eliminating penalties in pipelined processor. We present our discussion in the light of MIPS pipelined processor ...
An Energy Efficient Instruction Set Synthesis Framework for Low Power Embedded System Designs
Energy efficiency, performance, area, and cost are critical concerns in designing microprocessors for embedded systems such as portable handheld computing and personal telecommunication devices. This work introduces the concept of framework-based ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 2003.
Publisher
IEEE Educational Activities Department
United States
Publication History
Published: 01 June 2003
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 15 Jan 2025
Other Metrics
Citations
Cited By
View all- Chu WDimond RPerrott SSeng SLuk W(2004)Customisable EPIC ProcessorProceedings of the conference on Design, automation and test in Europe - Volume 310.5555/968880.969248Online publication date: 16-Feb-2004