Impact of Intrinsic Parasitic Extraction Errors on Timing and Noise Estimation*This study is a part of results in JEITA EDA technical special committee.
Abstract
Recommendations
The optimal geometry parameters and impact of parasitic capacitance and resistance of sub-14nm SOI multi-fin FinFETs
Applied Mathematics Related to Nonlinear ProblemsNowadays FinFETs integrated into complex applications can fulfill the demand of new technology and make chips that can compute faster. Simultaneously various novel FinFETs structures come up constantly. In this brief, the impact of significant geometry ...
Impact of device parameter variation on RF performance of gate electrode workfunction engineered (GEWE)-silicon nanowire (SiNW) MOSFET
In this paper, we explore the quantitative investigation of the high-frequency performance of gate electrode workfunction engineered (GEWE) silicon nanowire (SiNW) MOSFET and compared with silicon nanowire MOSFET(SiNW MOSFET) using device simulators: ...
A simulation study of the influence of a high-k insulator and source stack on the performance of a double-gate tunnel FET
AbstractThe influence of incorporating HfO2 as a dielectric at the drain side and a silicon stack at the source side on the electrical performance of a double-gate tunnel field-effect transistor (TFET) is investigated by comparing a conventional TFET ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Publisher
Oxford University Press, Inc.
United States
Publication History
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0