Collaboration of reconfigurable processors in grid computing: Theory and application
Pages 850 - 859
Abstract
Traditional grid networks employ General Purpose Processors (GPPs) as their main processing elements. Incorporating reconfigurable processing elements in such networks can be a promising technology to increase their performance. In this paper, we propose and simulate collaboration of reconfigurable processors in grid computing. Collaborative Reconfigurable Grid Computing (CRGC) employs the availability of any reconfigurable processor to accelerate compute-intensive applications such as multimedia kernels. We explore the mapping of some compute-intensive multimedia kernels such as the 2D DWT and the co-occurrence matrix in the CRGC. These multimedia kernels are simulated as an independent set of gridlets submitted to a software simulator called CRGridSim. In addition, we analyze the lower and upper bounds of performance for CRGC. Our experimental results show that the CRGC approach improves performance up to 7.2x and 2.5x compared to a single GPP and the collaboration of GPPs, respectively, when assuming a speedup of 10 of the reconfigurable processors in a grid with 4 nodes.
References
[1]
Bobda, C. and Hartenstein, R., Introduction to Reconfigurable Computing Architectures, Algorithms, and Applications. 2007. Springer.
[2]
Compton, K. and Hauck, S., Reconfigurable computing: a survey of systems and software. ACM Computing Survey. v34 i2. 171-210.
[3]
Luethy, R. and Hoover, C., Hardware and software systems for accelerating common bioinformatics sequence analysis algorithms. Drug Discovery Today: BIOSILICO. v2 i1. 12-17.
[4]
Vassiliadis, S., Wong, S., Gaydadjiev, G.N., Bertels, K.L.M., Kuzmanov, G.K. and Moscu Panainte, E., The Molen polymorphic processor. IEEE Transactions on Computers. 1363-1375.
[5]
G.K. Kuzmanov, G.N. Gaydadjiev, S. Vassiliadis, The molen media processor: design and evaluation, in: Proc. Int. Workshop on Application Specific Processors, 2005, pp. 26-33.
[6]
J.P. Morrison, P.D. Healy, P.J. O'Dowd, Architecture and implementation of a distributed reconfigurable metacomputer, in: Proc. 2th Int. Symp. on Parallel and Distributed Computing, 2003, pp. 153-158.
[7]
F.M. Vallina, E. Oruklu, J. Saniie, Distributed processing network architecture for reconfigurable computing, in: IEEE Proc. Int. Conf. Electro-Information Technology, vol. 3, 2005, pp. 6-12.
[8]
Smith, M. and Peterson, G.D., Parallel application performance on shared high-performance reconfigurable computing resources. Performance Evaluation. v60 i1-4. 107-125.
[9]
K.D. Underwood, R.R. Sass, W.B. Ligon, Acceleration of a 2D-FFT on an adaptable computing cluster, in: 9th Annual IEEE Symp. on Field-Programmable Custom Computing Machines, FFCM-01, 2001, pp. 180-189.
[10]
M.A. Tahir, A. Bouridane, F. Kurugollu, A. Amira, Accelerating the computation of GLCM and haralick texture features on reconfigurable hardware, in: Proc. of the Int. Conf. on Image Processing, 2004, pp. 2857-2860.
[11]
Iakovidis, D.K., Maroulis, D.E. and Bariamis, D.G., FPGA architecture for fast parallel computation of co-occurrence matrices. Microprocessors and Microsystems. v31. 160-165.
[12]
T.C. Chiang, P.Y. Wu, Y.M. Huang, A limited flooding scheme for mobile ad hoc networks, in: Proc. IEEE Int. Conf. on Wireless And Mobile Computing, Networking And Communications, August 2005, pp. 473-478.
[13]
T. Guan, E. Zaluska, D.D. Roure, A grid service infrastructure for mobile devices, in: Proc. of First Int. Conf. on Semantics, Knowledge and Grid(SKG-05), 2005, pp. 42-46.
[14]
TraGrid, Purdue teragrid resources, August 2010. http://www.rcac.purdue.edu/teragrid/resources/.
[15]
DAS-3, Distributed asci supercomputer: Das-3, August 2010. http://www.starplane.org/das3/.
[16]
DAS-4, Distributed asci supercomputer: Das-4, August 2010. http://wiki.cs.vu.nl/das-4/index.php/Main_Page.
[17]
M. Ahmadi, A. Shahbahrami, S. Wong, Collaboration of reconfigurable processors in grid computing for multimedia kernels, in: Proc. of the 5th Int. Conf. on Grid and Pervasive Computing, May 2010, pp. 5-14.
[18]
S. Wong, M. Ahmadi, Reconfigurable architectures in collaborative grid computing: an approach, in: Proc. 2nd Int. Conf. on Networks for Grid Applications, 2008.
[19]
S. Finch, Transitive Relations, Topologies and Partial Orders, 2003. http://algo.inria.fr/bsolve/.
[20]
A. Shahbahrami, M. Ahmadi, S. Wong, K.L.M. Bertels, A new approach to implement discrete wavelet transform using collaboration of reconfigurable elements, in: Proc. of Int. Conf. on ReConFigurable Computing and FPGAs, 2009, pp. 344-349.
[21]
Stollnitz, E.J., Derose, T.D. and Salesin, D.H., Wavelets for Computer Graphics: Theory and Applications. 1996. Morgan Kaufmann.
[22]
Rabbani, M. and Joshi, R., An overview of the JPEG2000 still image compression standard. Signal Processing: Image Communication. v17 i1. 3-48.
[23]
M.A. Trenas, J. Lopez, E.L. Zapata, F. Arguello, A memory system supporting the efficient SIMD computation of the two dimensional DWT, in: Proc. IEEE Int. Conf. on Acoustics Speech and Signal Processing, vol. 3, May 1998, pp. 1521-1524.
[24]
Shahbahrami, A., Juurlink, B. and Vassiliadis, S., Implementing the 2D wavelet transform on SIMD-enhanced general-purpose processors. IEEE Transactions on Multimedia. v10 i1. 43-51.
[25]
Conners, R.W. and Harlow, C.A., Theoretical comparison of texture algorithms. IEEE Transactions on Pattern Analysis and Machine Intelligence. v2 i3. 204-222.
[26]
Haralick, R.M., Shanmugam, K. and Dinstein, I., Textural features for image classification. IEEE Transactions on Systems, Man, and Cybernetics. v3 i6. 610-621.
[27]
Austin, T., Larson, E. and Ernst, D., SimpleScalar: an infrastructure for computer system modeling. IEEE Computer. v35 i2. 59-67.
[28]
Buyya, R. and Murshed, M.M., GridSim: a toolkit for the modeling and simulation of distributed resource management and scheduling for grid computing. Concurrency and Computation: Practice and Experience. v14 i13-15. 1175-1220.
[29]
Sulistio, A., Poduval, G., Buyya, R. and Tham, C.K., On incorporating differentiated levels of network service into gridsim. Future Generation Computer Systems. v23 i4. 606-615.
Recommendations
Collaboration of reconfigurable processors in grid computing for multimedia kernels
GPC'10: Proceedings of the 5th international conference on Advances in Grid and Pervasive ComputingMultimedia applications are multi-standard, multi-format, and compute-intensive These features in addition to a large set of input and output data lead to that some architectures such as application-specific integrated circuits and general-purpose ...
Reconfigurable Processing With Field Programmable Gate Arrays
ASAP '96: Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and ProcessorsIn-system-programmable, SRAM-based Field Programmable Gate Arrays (FPGAs) can be used to create processors and coprocessors whose internal architecture as well as interconnections can be reconfigured to match the needs of a given application. Exploiting ...
A Study of Reconfigurable Accelerators for Cloud Computing
ISCSIC '18: Proceedings of the 2nd International Symposium on Computer Science and Intelligent ControlDue to the exponential increase in network traffic in the data centers, thousands of servers interconnected with high bandwidth switches are required. Field Programmable Gate Arrays (FPGAs) with Cloud ecosystem offer high performance in efficiency and ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © Elsevier B.V. © 2010.
Publisher
Elsevier Science Publishers B. V.
Netherlands
Publication History
Published: 01 June 2011
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 31 Dec 2024