Abstract
Squaring is commonly used in digital signal processing applications. Significant performance increase can be achieved by supporting squaring in hardware. This paper presents overflow detection methods applicable to integer squarers with unsigned and two's complement operands. These methods are unified for a combined squarer design. Presented methods can be applied to any squarer independent of size and architecture. The proposed squarer designs have approximately 50% less area and delay compared to the conventional squarer designs with overflow detection.
References
[1]
Strandberg, R.H., Bustamante, L.G., Oklobdzija, V.G., Soderstand, M. and Duc, J.L., Efficient realization of squaring circuit and reciprocal used in adaptive sample rate notch filters. J VLSI Sig Process. v14 i3. 303-309.
[2]
Bilgin A, Zweig G, Marcellin MW. Efficient lossless coding of medical image volumes using reversible integer wavelet transforms. In: Proceedings of DCC'98, IEEE Data Compression Conference; 1998. p. 214-7.
[3]
Chen, T.C., A binary multiplication scheme based on squaring. IEEE Trans Comput. vC-20. 678-680.
[4]
Abelson, H., Sussman, G.J. and Sussman, J., Structure and interpretation of computer programs. 1996. MIT Press.
[5]
Pihl J, Aas EJ. A multiplier and squarer generator for high performance DSP applications. In: Proceedings of the 39th midwest symposium on circuits and systems, vol. 1; 1996. p. 109-12.
[6]
Kolagotla, R., Griesbach, W.R. and Srinivas, H.R., VLSI implementation of 350mhz 0.35µm 8 bit merged squarer. Electron Lett. v47-48 i1. 1185
[7]
Wey, C.-L. and Shieh, M.-D., Design of a high-speed square generator. IEEE Trans Comput. v47 i9. 1021-1026.
[8]
Wires KE, Schulte MJ, Marquette LP, Balzola PI. Combined unsigned and two's complement squarers. In: Thirty-third asilomar conference on signals systems and computers; 1999. p. 1215-9.
[9]
Walters GE, Schlessman J, Schulte MJ, Combined unsigned and two's complement hybrid squarers. In: Proceedings of the thirty fifth asilomar conference on signals, systems, and computers, vol. 1; 2001. p. 861-6.
[10]
Al-Khalili AJ, Hu A. Design of a 32-bit squarer - exploiting addition redundancy, In: ISCAS (5); 2003. p. 325-8.
[11]
Lapsley, P., DSP processor fundamentals: architectures and features. 1997. IEEE Press.
[12]
Hennessy, J.L. and Patterson, D.A., Computer architecture a quantitative approach. 1996. 2nd ed. Morgan Kaufmann.
[13]
Guttag, K., Built-in overflow detection speeds 16-bit microprocessor arithmetic. EDN. v28 i1. 133-135.
[14]
N. Yadav, M.J. Schulte, J. Glossner, Parallel saturating fractional arithmetic units, in: Proceedings of the ninth great lakes symposium on VLSI; 1999. p. 214-7.
[15]
Mintzer, F. and Peled, A., A microprocessor for signal processing the RSP. IBM J Res Develop. v26 i4. 413-423.
[16]
Schulte MJ, Gok M, Balzola PI, Brocato RW. Combined unsigned and two's complement saturating multipliers. In: Proceedings of SPIE: advanced signal processing algorithms, architectures, and implementations, San Diego; 2000. p. 185-96.
[17]
Gok M, Schulte MJ, Balzola PI, Brocato RW. Efficient integer multiplication overflow detection circuits. In: Proceedings of the thirty fifth asilomar conference on signals, systems, and computers; 2001. p. 1661-5.
[18]
Gok, M., Schulte, M.J. and Arnold, M., Integer multipliers with overflow detection. IEEE Trans Comput. v55 i8. 1062-1066.
[19]
Dadda, L., Some schemes for parallel multipliers. Alta Freq. v34. 349-356.
[20]
Bickerstaff, K., Schulte, M.J. and Swartzlander, J.EarlE., Parallel reduced area multipliers. J VLSI Sig Process. v9. 181-192.
[21]
Gibson, J.A. and Gibbard, R.W., Synthesis and comparison of two's complement parallel multipliers. IEEE Trans Comput. vC-24 i10. 1020-1027.
Index Terms
- Integer squarers with overflow detection
Recommendations
Integer Multipliers with Overflow Detection
This paper presents a general approach for designing array and tree integer multipliers with overflow detection. The overflow detection techniques are based on an analysis of the magnitudes of the input operands. The overflow detection circuits operate ...
Efficient modulo 2n±1 squarers
Modulo 2^n+/-1 squarers are useful components for designing special purpose digital signal processors that internally use a residue number system and for implementing the modulo exponentiators and multiplicative inverses required in cryptographic ...
Binary Integer Decimal-Based Floating-Point Multiplication
This paper presents a multiplier that operates on binary integer decimal (BID) encoded decimal floating-point (DFP) numbers. It uses a single binary multiplier with carry-save feedback for both significand multiplication and rounding, and it is ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © Elsevier Ltd © 2007.
Publisher
Pergamon Press, Inc.
United States
Publication History
Published: 01 September 2008
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 05 Feb 2025