Modeling of peak-to-peak core switching noise, output impedance, and decoupling capacitance along a vertical chain of power distribution TSV pairs
Pages 311 - 328
Abstract
In this article we propose an efficient and accurate model to estimate peak-to-peak core switching noise, caused by simultaneous switching of logic loads along a vertical chain of power distribution TSV pairs in a 3D stack of dies interconnected through TSVs. The proposed model is accurate with only a 2---3% difference in peak-to-peak core switching noise as compared to the Ansoft Nexxim4.1 equivalent model. The proposed model is 3---4 times faster than Ansoft Nexxim4.1 and uses two times less memory as compared to the Ansoft Nexxim4.1 equivalent model. In this article we also thoroughly establish design guidelines for almost flat output impedance magnitude at each stage of a vertical chain of power distribution TSV pairs to realize a resonance free scenario over a wide operating frequency range. We also establish decoupling capacitance design guidelines based on the optimum output impedance and critically damped supply voltage for the core logic for each stage of a vertical chain of power distribution TSV pairs.
References
[1]
Semiconductor Industry Association (2010). International Technology Roadmap for Semiconductors (ITRS). http://public.itrs. net. Accessed 14 December 2011.
[2]
Young-Joon, L., & Sung, K. L. (2009). Routing optimization of multi-modal interconnects. In 3D ICs, in Proceedings of IEEE Electronic Components and Technology Conference (pp. 32-39). Bangkok: IEEE.
[3]
Sapatnekar, S. S. (2009). Addressing thermal and power delivery bottlenecks in 3D circuits. In Proceedings of IEEE Asia and South Pacific Design Automation Conference (pp. 423-428). Bangkok: IEEE.
[4]
Shayan, A., et al., (2009). Reliability aware through silicon via planning for 3D stacked ICs. In Proceedings of Design Automation and Test in Europe Conference (pp. 288-291). Munich: IEEE.
[5]
Pulkit, J., Tae-Hyoung, K., John, K., & Chris H. K. (2008). A multi-story power delivery technique for 3D integrated circuits. In Proceedings of IEEE International Symposium on Low Power Electronics and Design (pp. 57-62). Fukuoka: IEEE.
[6]
Palvidis, V. F., & Friedman, E. G. (2009). Three-Dimensional Integrated Circuit Design. San Fransisco: Morgan Kaufmann Publishers.
[7]
Ryu, C., et al. (2007). Suppression of power/ground inductive impedance and simultaneous switching noise using silicon through-via in a 3D stacked chip package. IEEE Microwave and Wireless Components Letters, 17(12), 855-857.
[8]
Shaymaa, M., Nabil, A., El-Rouby, B., & Ahmad, H. (2009). A complete solution for the power delivery system (PDS) design for high-speed digital systems. In Proceedings of IEEE Design and Technology of Integrated Systems Conference (pp. 179-183). Cairo: IEEE.
[9]
Popovich, M., & Friedman, E. G. (2004). Impedance characteristics of decoupling capacitors in multi-power distribution systems. in Proceedings of IEEE International Conference on Electronics, Circuits and Systems (pp. 160-163). Hsinchu: IEEE.
[10]
Mezhiba, A. V., & Friedman, E. G. (2004). Scaling trends of on-chip power distribution noise. IEEE Transactions on Very Large Scale Integration Systems, 12(4), 386-394.
[11]
Pant, M. D., Pant, P., & Wills, D. S. (2002). On-chip decoupling capacitor optimization using architectural level prediction. IEEE Transactions on Very Large Scale Integration Systems, 10(3), 319-326.
[12]
Pingqiang, Z., Sridharan, K., & Sapatnekar, S. S. (2009). Congestion-aware power grid optimization for 3D circuits using MIM and CMOS decoupling capacitors. In Proceedings of IEEE Asia and South Pacific Design Automation Conference (pp. 179-184). Yokohama: IEEE.
[13]
Gang, H., Bakir M., Naeemi, A., Chen, H., & Meindl, J. D. (2007). Power delivery for 3D chips stacks: Digital modeling and design implications. In Proceedings of IEEE Electrical Performance of Electronic Packaging and Systems Conference (pp. 205-208). Scottsdale: IEEE.
[14]
Shayan, A., et al., (2008). 3D power distribution network codesign for nanoscale stacked silicon ICs. In Proceedings of IEEE Electrical Performance of Electronic Packaging and Systems Conference (pp. 11-14). Scottsdale: IEEE.
[15]
Khan, N. H., Alam, S. M., & Hassoun, S. (2009). System level comparison of power delivery design for 2D and 3D ICs. In Proceedings of IEEE 3D Systems Integration Conference (pp. 1-7). Tokyo: IEEE.
[16]
Ioannis, T., Vasilis, F. P., & Giovanni, D. M. (2010). Physical design tradeoffs in power distribution networks for 3-D ICs. In Proceedings of International Conference on Electronics Circuits and Systems (pp. 435-438). Nice: IEEE.
[17]
Kiyeong K., et al., (2010). Analysis of power distribution network in TSV-based 3D-IC. In Proceedings of IEEE Electrical Performance of Electronic Packaging and Systems Conference (pp. 177-180). Scottsdale: IEEE.
[18]
Ahmad, W., Qiang, C., Li-Rong, Z., & Tenhunen, H. (2010). Modeling of peak-to-peak switching noise along a vertical chain of power distribution TSV pairs in a 3D stack of ICs interconnected through TSVs. In Proceedings of IEEE NORCHIP Conference (pp. 1-6). Aalborg: IEEE.
[19]
Nauman, H. K., Syed, M. A., & Soha, H. (2010). Power delivery design for 3-d ics using different through-silicon via (TSV) technologies. IEEE Transactions on Very Large Scale Integration Systems (pp. 1-12). Aalborg: IEEE.
[20]
Ahmad, W., Kanth, R. K., Qiang, C., Li-Rong, Z., & Tenhunen, H. (2010). Fast transient simulation algorithm for a 3D power distribution bus. In Proceedings of IEEE Asia Symposium on Quality Electronics Design (pp. 343-350). Kuala Lumpur: IEEE.
[21]
Ahmad, W., Qiang, C., Li-Rong, Z., & Tenhunen, H. (2010). Peak-to-peak switching noise and LC resonance on a power distribution TSV pair. In Proceedings of IEEE Electrical Performance of Electronic Packaging and Systems Conference (pp. 173-176). Scottsdale: IEEE.
[22]
Ahmad, W., Li-Rong, Z., Chen, Q., & Tenhunen, H. (2011). Peak-to-peak ground noise on a power distribution TSV pair as a function of rise time in 3-D stack of dies interconnected through TSVs. IEEE Transactions on Components Packaging and Manufacturing Technology, 1(2), 196-207.
[23]
Larsson, P. (1998). Resonance and damping in CMOS circuits with on-chip decoupling capacitance. IEEE Transactions Circuits System I Fundamentals of Theory and Applications, 45(8), 849-858.
[24]
Yamamoto, H., & Davis, J. A. (2007). Decreased effectiveness of on-chip decoupling capacitance in high-frequency operation. IEEE Transactions on Very Large Scale Integration System, 15(6), 649-659.
[25]
Renatas, J., Mikhail, P., Andrey, V. M., Selçuk, K., & Eby, G. F. (2011). Power Distribution Networks with On-Chip Decoupling Capacitors. Berlin: Springer-Verlag.
[26]
William, J. D., & John, W. P. (1998). Digital system engineering (pp. 237-242). Cambridge: Cambridge University Press.
[27]
Katti, G., Stucchi, M., De Meyer, K., & Dehaene, W. (2010). Electrical modeling and characterization of through silicon via for three-dimensional ICs. IEEE Transactions on Electronic Devices, 57(1), 256-262.
[28]
Ioannis, S., et al., (2010). Electrical modeling and characterization of through-silicon vias (TSVs) for 3-D integrated circuits. Microelectronics Journal, 41(1), 9-16.
[29]
Ioannis, S., & Eby, G. F. (2009). Closed-form expressions of 3-D via resistance, inductance, and capacitance. IEEE Transactions on Electronic Devices, 56(9), 1873-1881.
[30]
ANSYS Q3D Extractor (2010). Parasitic extraction for high-performance electronic design. http://www.ansoft.com/products/ si/q3d_extractor/. Accessed 22 November 2010.
[31]
Nexxim (2010). The Next State of the Art in Circuit Simulation: http://www.ansoft.com/products/hf/nexxim. Accessed 17 December 2010.
[32]
Novak, I., et al. (2002). Distributed matched bypassing for board-level power distribution networks. IEEE Transactions on Advanced Packaging, 25(2), 230-243.
[33]
Smith, L. D., Anderson, R. E., Forehand, D. W., Pelc, T. J., & Roy, T. (1999). Power distribution system design methodology and capacitor selection for modern cmos technology. IEEE Transactions on Advanced Packaging, 22(3), 284-291.
[34]
Shen, L., & Norman, C. (2001). Challenges in power-ground integrity. In Proceedings of IEEE International Conference on Computer Aided Design (pp. 651-654). San Jose: IEEE.
- Modeling of peak-to-peak core switching noise, output impedance, and decoupling capacitance along a vertical chain of power distribution TSV pairs
Recommendations
An 80MHz PLL with 72.7ps peak-to-peak jitter
This paper presents a design of a 72.7ps peak-to-peak (p2p) jitter, 80MHz, phase-locked loop (PLL) circuit for digital video broadcasting over terrestrial (DVB-T) receivers. A step-down voltage regulator is utilized to suppress the coupled supply noise. ...
A 200-mA, 93% peak power efficiency, single-inductor, dual-output DC---DC buck converter
A single-inductor dual-output (SIDO) DC---DC buck converter is presented. The circuit uses only one (external) inductor to provide two independent output voltages ranging from 1.2 V to the power supply (2.6---5 V) with a maximum total output current of ...
Effect of Mutual Inductance and Coupling Capacitance on Propagation Delay and Peak Overshoot in Dynamically Switching Inputs
ICETET '10: Proceedings of the 2010 3rd International Conference on Emerging Trends in Engineering and TechnologyThe shrinking feature size of MOSFET devices is largely responsible for growth of VLSI circuits. In DSM technology below 0.18 µm, interconnect parasitics are significant and erupt as performance limiting parameters of the circuit. Because of short ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © Copyright © 2012 Springer Science+Business Media, LLC.
Publisher
Kluwer Academic Publishers
United States
Publication History
Published: 01 October 2012
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 02 Mar 2025