Cited By
View all- Choi SHan DChoi CSeo Y(2024)Layout-Aware Area Optimization of Transposable STT-MRAM for a Processing-In-Memory SystemIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2023.333680432:2(245-255)Online publication date: 1-Feb-2024
- Xie CShao ZChen ZDu YDu L(2024)An Energy-Efficient Spiking Neural Network Accelerator Based on Spatio-Temporal Redundancy ReductionIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2023.333523232:4(782-786)Online publication date: 1-Apr-2024
- Saha AAmarnath CMa KChatterjee AKim T(2024)Signature Driven Post-Manufacture Testing and Tuning of RRAM Spiking Neural Networks for Yield RecoveryProceedings of the 29th Asia and South Pacific Design Automation Conference10.1109/ASP-DAC58780.2024.10473874(740-745)Online publication date: 22-Jan-2024
- Show More Cited By