A flexible asynchronous microprocessor
Abstract
This paper discusses the architecture of the FCPU (Flexible Central Processing Unit) developed by the Datasaab sector of Saab-Scania AB. This medium-scale asynchronous microprocessor is capable of efficiently emulating a wide variety of past, present and future target languages. The global architecture and microinstruction processing strategy are presented. The general properties of the high level oriented microprogramming language are discussed and a micro-programming example is presented which illustrates an important application of the microprocessor.
References
[1]
M. V. Wilkes,The best way to design an automatic calculating machine, presented at the Manchester University Inaugural Conf. (Manchester, England) 1951, p. 16.
[2]
S. G. Tucker,Microprogram control for System/360, IBM Syst. J., vol. 6, no. 4, 1967, pp. 222–241.
[3]
A. Opler,Fourth generation software, Datamation, vol. 13, Jan. 1967, pp. 22–24.
[4]
M. V. Wilkes,The growth of interest in microprogramming, Computing Surveys, vol. 1, no. 3, Sept. 1969, p. 14.
[5]
R. F. Rosin,Contemporary concepts in microprogramming and emulation, Computing Surveys, vol. 1, no. 4, Dec. 1969, p. 197.
[6]
L. L. Rakoczi,The computer-within-a-computer, a fourth generation concept, Comp. Group News, vol. 2, 1969, p. 14.
[7]
S. S. Husson,Microprogramming: Principles and Practices, Englewood Cliffs, N. J., Prentice Hall, 1970.
[8]
H. Weber,A microprogrammed implementation of Euler on IBM 360/30, Comm. ACM., vol. 10, 1967, pp. 549–558.
[9]
A. J. Melbourne and J. M. Pugmire,A small computer for the direct processing of Fortran statements, Comput. J., vol. 8, 1965, pp. 24–27.
[10]
H. W. Lawson Jr,Programming-language-oriented instruction streams, IEEE Trans. Comput., vol. C-17, May 1968, pp. 733–747.
[11]
W. Mc. Keeman,Language directed computer design, in 1967 Fall Joint Comput. Conf., AFIPS Conf. Proc., vol. 31. Washington, D.C.: Thompson, 1967, pp. 413–418.
[12]
H. W. Lawson Jr and B. K. Smith,Functional characteristics of a multilingual processor, IEEE Trans. Comput., vol. C-20, July 1971, pp. 732–742.
[13]
QM-1 Nanodata Corporation Williamsville New York.
[14]
The many faces of Microprogramming, Computer Decisions, Sept. 1971.
[15]
W. T. Wilner,Design of the B1700, Proceedings of the FJCC, Anaheim, California, 1972.
[16]
H. W. Lawson Jr. and B. Malm,The DATASAAB Flexible Central Processing Unit (FCPU): Background, Concepts, Basic Design and Applications, Saab-Scania Report GM-72:295, November 1972, Linköping, Sweden.
[17]
E. W. Dijkstra,Cooperating sequential processes, Programming Languages, ed. F. Genuys, Academic Press 1968.
[18]
H. W. Lawson Jr. and L. Blomberg,The DATASAAB FCPU Microprogramming Language, Saab-Scania Report GM-72:296, November, 1972, Linköping, Sweden. Also to appear in ACM SIGPLAN/SIGMICRO Interface Meeting Proceedings, May, 1973.
[19]
W. Mc. Keeman, J. Horning and D. Wortman,A Compiler Generator, Englewood Cliffs, N. J., Prentice Hall, 1970.
Index Terms
- A flexible asynchronous microprocessor
Index terms have been assigned to the content through auto-classification.
Recommendations
A Research-Oriented Dynamic Microprocessor
A horizontally structured microprogrammable processor (AMP) designed as a tool for microcontrol, language, and processor design research, is described. The machine employs a minimally encoded microcontrol word, a very general multiple bus structure, ...
Internal architecture of Alpha 21164 microprocessor
COMPCON '95: Proceedings of the 40th IEEE Computer Society International ConferenceThe internal architecture of a 1200 MIPS/600 MFLOPS (peak) high-performance CMOS ALPHA microprocessor chip is described. This second-generation implementation is the world's fastest microprocessor. It contains a quad-issue superscalar instruction unit, ...
Design and implementation of a 100 MHz centralized instruction window for a superscalar microprocessor
ICCD '95: Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and ProcessorsThe maxim of the superscalar architecture is that higher performance can be achieved by executing multiple instructions simultaneously. This can be realized on hardware by using a centralized instruction window. We present the design and implementation ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 1973 BIT Foundations.
Publisher
BIT Computer Science and Numerical Mathematics
United States
Publication History
Published: 01 June 1973
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 13 Dec 2024