Pseudo-random pattern testing of bridging faults
Abstract
- Pseudo-random pattern testing of bridging faults
Recommendations
CURRENT: a test generation system for I/sub DDQ/ testing
VTS '95: Proceedings of the 13th IEEE VLSI Test SymposiumAbstract: This paper presents an I/sub DDQ/ test generation system for scan-based circuits, called CURRENT. A library-based fault modeling strategy is used to specify a realistic target fault set, which encompasses intra-gate shorts (for example stuck-...
Using Dummy Bridging Faults to Define Reduced Sets of Target Faults
To address the large numbers of bridging faults in a circuit, several approaches have been proposed for the selection of subsets of bridging faults as targets for test generation. A different approach that can be viewed as a fault collapsing method ...
Applying two-pattern tests using scan-mapping
VTS '96: Proceedings of the 14th IEEE VLSI Test SymposiumThis paper proposes a new technique, called scan-mapping, for applying two-pattern tests in a standard scan design environment. Scan-mapping is performed by shifting the first pattern (V/sub 1/) into the scan path and then using combinational mapping ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Publisher
IEEE Computer Society
United States
Publication History
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0