[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.5555/789083.1022731acmconferencesArticle/Chapter ViewAbstractPublication PagesdateConference Proceedingsconference-collections
Article

A Partition-Based Approach for Identifying Failing Scan Cells in Scan-BIST with Applications to System-on-Chip Fault Diagnosis

Published: 03 March 2003 Publication History

Abstract

We present a new partition-based fault diagnosis technique for identifying failing scan cells in a scan-BIST environment. This approach relies on a two-step scan chain partitioning scheme. In the first step, an interval-based partitioning scheme is used to generate a small number of partitions, where each element of a partition consists of a set of scan cells. In the second step, additional partitions are created using an earlier-proposed random-selection partitioning method. Two-step partitioning leads to higher diagnostic resolution than a scheme that relies only on random-selection partitioning, with only a small amount of additional hardware. The proposed scheme is especially suitable for a system-on-chip (SOC) composed of multiple embedded cores, where test access is provided by means of a TestRail that is threaded through the internal scan chains of the embedded cores. We present experimental results for the six largest ISCAS-89 benchmark circuits and for two SOCs crafted from some of the ISCAS-89 circuits.

References

[1]
{1} P. Song, F. Motika, D. R. Knebel, R. F. Rizzolo and M. P. Kusko, "S/390 G5 CMOS Microprocessor Diagnostics", Proc. Int. Test Conf., pp. 1073-1082, 1999.
[2]
{2} J. Ghosh-Dastidar, D. Das and N. A. Touba, "Fault Diagnosis in Scan-based BIST using Both Time and Space Information", Proc. Int. Test Conf., pp. 95-102, 1999.
[3]
{3} T. R. Damarla, C. E. Stroud and A. Sathaye. "Multiple Error Detection and Identification via Signature Analysis", JETTA, vol. 7, pp. 193-207, 1995.
[4]
{4} C. Liu, K. Chakrabarty and M. Goessel, "An Interval-Based Diagnosis Scheme for Identifying Failing Vectors in a Scan-BIST Environment", Proc. DATE Conf., pp. 382- 386, 2002.
[5]
{5} J. Rajski and J. Tyszer, "Diagnosis of Scan Cells in BIST Environment", IEEE Trans. Comp., vol. 48, pp. 724-731, July, 1999.
[6]
{6} J. Ghosh-Dastidar and N. A. Touba, "A Rapid and Scalable Diagnosis Scheme for BIST Environment with a Large Number of Scan Chains", Proc. VTS, pp. 79-85, 2000.
[7]
{7} I. Bayraktaroglu and A. Orailoglu, "Improved Fault Diagnosis in Scan-based BIST via Superposition", Proc. DAC, pp. 55-58, June 2000.
[8]
{8} I. Bayraktaroglu and A. Orailoglu, "Deterministic Partitioning Techniques for Fault Diagnosis in Scan-Based BIST", Proc. Int. Test Conf., pp. 273-282, Oct 2000.
[9]
{9} Y. Wu and S. Adham, "BIST Fault Diagnosis in Scan-Based VLSI Environment", Proc. Int. Test Conf., pp. 48- 57, 1996.
[10]
{10} E. J. Marinissen, R. Arendsen, G. Bos, H. Dingemanse, M. Lousberg, and C. Wouters, "A Structured And Scalable Mechanism for Test Access to Embedded Reusable Cores", Proc. Int. Test Conf., pp. 284-293, 1998.
[11]
{11} E. J. Marinissen, V. Iyengar and K. Chakrabarty, "A Set of Benchmarks for Modular Testing of SOCs", Proc. Int. Test Conf., 2002, to appear.

Index Terms

  1. A Partition-Based Approach for Identifying Failing Scan Cells in Scan-BIST with Applications to System-on-Chip Fault Diagnosis

          Recommendations

          Comments

          Please enable JavaScript to view thecomments powered by Disqus.

          Information & Contributors

          Information

          Published In

          cover image ACM Conferences
          DATE '03: Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
          March 2003
          1112 pages
          ISBN:0769518702

          Sponsors

          Publisher

          IEEE Computer Society

          United States

          Publication History

          Published: 03 March 2003

          Check for updates

          Qualifiers

          • Article

          Conference

          DATE03
          Sponsor:

          Acceptance Rates

          Overall Acceptance Rate 518 of 1,794 submissions, 29%

          Upcoming Conference

          DATE '25
          Design, Automation and Test in Europe
          March 31 - April 2, 2025
          Lyon , France

          Contributors

          Other Metrics

          Bibliometrics & Citations

          Bibliometrics

          Article Metrics

          • 0
            Total Citations
          • 74
            Total Downloads
          • Downloads (Last 12 months)2
          • Downloads (Last 6 weeks)0
          Reflects downloads up to 29 Jan 2025

          Other Metrics

          Citations

          View Options

          Login options

          View options

          PDF

          View or Download as a PDF file.

          PDF

          eReader

          View online with eReader.

          eReader

          Figures

          Tables

          Media

          Share

          Share

          Share this Publication link

          Share on social media