Article

Free access

Adaptive least mean square behavioral power modeling

Authors:

A. Bogliolo,

L. Benini,

G. De MicheliAuthors Info & Claims

EDTC '97: Proceedings of the 1997 European conference on Design and Test

Page 404

Published: 17 March 1997 Publication History

PDF eReader

Abstract

In this work we propose an effective solution to the main challenges of behavioral power modeling: the generation of models for the power dissipation of technology-independent soft macros and the strong dependence of power from input pattern statistics. Our methodology is based on a fast characterization performed by simulating the gate-level implementation of instances of soft macros within the behavioral description of the complete design. Once characterization has been completed, the backannotated behavioral model replaces the gate-level representation, thus allowing fast but accurate power estimates in a fully behavioral context. Our power characterization procedure is a very efficient process that can be easily embedded in synthesis-based design flows. No additional effort is required from the designer, since power characterization merges seamlessly with a natural top-down design methodology with iterative improvement. After characterization, the behavioral power simulation produces accurate average and instantaneous pourer estimates (with errors around 7% and 25%, respectively, from accurate gate-level power simulation).

References

[1]

{1} F. Najm, "A survey of power estimation techniques in VLSI circuits," IEEE Transaction on VLSI Systems, vol. 2, no. 4, pp. 446-455, 1994.

Digital Library

Google Scholar

[2]

{2} C. Huang, B. Zhang, et al., "The design and implementation of Powermill," in Proc. of IEEE Symp. on Low Power Electronics, pp. 105-110, 1995.

Digital Library

Google Scholar

[3]

{3} A. Bogliolo, L. Benini, and B. Riccò, "Power Estimation of Cell-Based CMOS Circuits," in Proc. of Design Automation Conf., pp. 433-438, 1996.

Digital Library

Google Scholar

[4]

{4} B. J. George et al., "Power analysis and characterization for semi-custom desing," in Proc. of Int.l Workshop on Low Power Design, pp. 215-218, 1994.

Google Scholar

[5]

{5} R. Camposano and W. Wolf, Trends in High-Level Synthesis . Kluwer Academic Publishers, 1991.

Crossref

Google Scholar

[6]

{6} G. De Micheli, Synthesis and optimization of digital circuits . McGraw-Hill, 1994.

Digital Library

Google Scholar

[7]

{7} D. Knapp, T. Ly, D. MacMillen, and R. Miller, "Behavioral Synthesis Methodology for HTL-based Specification and Validation," in Proc. of Design Automation Conf., pp. 286-292, 1995.

Digital Library

Google Scholar

[8]

{8} P. Landman and J. Rabaey, "Architectural power analysis, the Dual Bit Type method," IEEE Transaction on VLSI Systems, vol. 3, no. 2, pp. 173-187, 1995.

Digital Library

Google Scholar

[9]

{9} R. S. Martin and J. Knight, "Power-Profiler: optimizing ASICs power consumption at the behavioral level," in Proc. of Design Automation Conf., pp. 42-47, 1995.

Digital Library

Google Scholar

[10]

{10} D. Liu and C. Svensson, "Power consumption estimation in CMOS VLSI chips," IEEE J. of Solid State Circuit, vol. 29, no. 6, pp. 663-670, 1994.

Crossref

Google Scholar

[11]

{11} L. Benini, A. Bogliolo, M. Favalli, and G. De Micheli, "Regression models for behavioral power estimation," to appear in Proceedings of PATMOS, 1996.

Digital Library

Google Scholar

[12]

{12} B. Widrow and S. D. Stearns, Adaptive Signal Processing. Prentice-Hall, 1985.

Digital Library

Google Scholar

[13]

{13} L. Benini, A. Bogliolo, and G. De Micheli, "Distributed EDA tool integration: the PPP paradigm," in Proceedings of ICCD, 1996.

Digital Library

Google Scholar

Cited By

View all

Andriamisaina CCoussy PCasseau EChavet C(2010)High-level synthesis for designing multimode architecturesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2010.206275129:11(1736-1749)Online publication date: 1-Nov-2010
https://dl.acm.org/doi/10.1109/TCAD.2010.2062751
Chavet CAndriamisaina CCoussy PCasseau EJuin EUrard PMartin EGielen G(2007)A design flow dedicated to multi-mode architectures for DSP applicationsProceedings of the 2007 IEEE/ACM international conference on Computer-aided design10.5555/1326073.1326199(604-611)Online publication date: 5-Nov-2007
https://dl.acm.org/doi/10.5555/1326073.1326199
Zhong LRavi SRaghunathan AJha N(2004)Power estimation for cycle-accurate functional descriptions of hardwareProceedings of the 2004 IEEE/ACM International conference on Computer-aided design10.1109/ICCAD.2004.1382659(668-675)Online publication date: 7-Nov-2004
https://dl.acm.org/doi/10.1109/ICCAD.2004.1382659
Show More Cited By

Recommendations

Modeling of Short Circuit Power Consumption Using Timing-Only Logic Cell Macromodels
SBCCI '00: Proceedings of the 13th symposium on Integrated circuits and systems design

This paper proposes an analytical modeling of power consumption in CMOS gates which is based on timing-only models. The proposed model is refined for the short circuit power dissipation as a function of input transition times, power supply voltage and ...
Energy recovery for low-power CMOS
ARVLSI '95: Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI'95)

Energy recovery, as a means to trade off power dissipation for performance in CMOS logic circuits, is analyzed and investigated. A mathematical model is presented to estimate the efficiency for two energy-recovery approaches under varying conditions of ...
Low-Power Driven Logic Synthesis Using Accurate Power Estimation Technique
VLSID '97: Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications

With the increasing use of portable computing and wireless communication systems, the power dissipation of very large scale integrated (VLSI) circuits is becoming a critical concern. Towards this end we introduce algebraic procedures for node extraction ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

EDTC '97: Proceedings of the 1997 European conference on Design and Test

March 1997

596 pages

ISBN:0818677864

Publisher

IEEE Computer Society

United States

Publication History

Published: 17 March 1997

Check for updates

Author Tags

Qualifiers

Article

Conference

EDTC96

Sponsor:

SIGDA

EDTC96: European Design and Test Conference

March 17 - 20, 1997

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
207
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)1

Reflects downloads up to 04 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Andriamisaina CCoussy PCasseau EChavet C(2010)High-level synthesis for designing multimode architecturesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2010.206275129:11(1736-1749)Online publication date: 1-Nov-2010
https://dl.acm.org/doi/10.1109/TCAD.2010.2062751
Chavet CAndriamisaina CCoussy PCasseau EJuin EUrard PMartin EGielen G(2007)A design flow dedicated to multi-mode architectures for DSP applicationsProceedings of the 2007 IEEE/ACM international conference on Computer-aided design10.5555/1326073.1326199(604-611)Online publication date: 5-Nov-2007
https://dl.acm.org/doi/10.5555/1326073.1326199
Zhong LRavi SRaghunathan AJha N(2004)Power estimation for cycle-accurate functional descriptions of hardwareProceedings of the 2004 IEEE/ACM International conference on Computer-aided design10.1109/ICCAD.2004.1382659(668-675)Online publication date: 7-Nov-2004
https://dl.acm.org/doi/10.1109/ICCAD.2004.1382659
Huang HLin JShen WJou JYoshida K(2000)A new method for constructing IP level power model based on power sensitivityProceedings of the 2000 Asia and South Pacific Design Automation Conference10.1145/368434.368592(135-140)Online publication date: 28-Jan-2000
https://dl.acm.org/doi/10.1145/368434.368592
Bogliolo ACorgnati RMacii EPoncino MWhite JSentovich E(1999)Parameterized RTL power models for combinational soft macrosProceedings of the 1999 IEEE/ACM international conference on Computer-aided design10.5555/339492.340028(284-288)Online publication date: 7-Nov-1999
https://dl.acm.org/doi/10.5555/339492.340028
Jochens GKruse LSchmidt ENebel W(1999)A new parameterizable power macro-model for datapath componentsProceedings of the conference on Design, automation and test in Europe10.1145/307418.307434(8-es)Online publication date: 1-Jan-1999
https://dl.acm.org/doi/10.1145/307418.307434
Bogliolo ABenini LDe Micheli GDewilde PRammig FMusgrave G(1998)Characterization-free behavioral power modelingProceedings of the conference on Design, automation and test in Europe10.5555/368058.368411(767-773)Online publication date: 23-Feb-1998
https://dl.acm.org/doi/10.5555/368058.368411
Bogliolo ABenini LYasuura H(1998)Node samplingProceedings of the 1998 IEEE/ACM international conference on Computer-aided design10.1145/288548.289071(461-467)Online publication date: 1-Nov-1998
https://dl.acm.org/doi/10.1145/288548.289071
Llopis RGoossens KChandrakasan AKiaei S(1998)The petrol approach to high-level power estimationProceedings of the 1998 international symposium on Low power electronics and design10.1145/280756.280830(130-132)Online publication date: 10-Aug-1998
https://dl.acm.org/doi/10.1145/280756.280830

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Modeling of Short Circuit Power Consumption Using Timing-Only Logic Cell Macromodels

Energy recovery for low-power CMOS

Low-Power Driven Logic Synthesis Using Accurate Power Estimation Technique