Behavioral Transformations to Increase Noise Immunity in Asynchronous Specifications
Abstract
Noise immunity is becoming one of the most important design parameters for deep-sub-micron (DSM) technologies. Asynchronous circuits seem to be a good candidate to alleviate the problems originatedby simultaneousswitching noise. However, they are also more sensitive than synchronous ones to spurious signal transitions and delay variations produced by crosstalk noise. This paper addresses the problem of analyzing and synthesizing asynchronous circuits with noise immunity being the main design parameter. The techniques presented in the paper focus on cross talk noise and tackle the problem from the behavioral point of view.
References
[1]
M. Abramovici, M. A. Breuer, and A. D. Friedman. Digital Systems Testing and Testable Design. IEEE Press, 1990.
[2]
M. Bohr. Silicon trends and limits for advanced microprocessors. Communications of the ACM, (3):80-87, 1998.
[3]
U. Choudhury and A. L. Sangiovanni-Vincentelli. Constraint-based channel routing for analog and mixed analog/digital circuits. In Proceedings of the International Conference on Computer-Aided Design, 1990.
[4]
T.-A. Chu. Synthesis of Self-timed VLSI Circuits from Graph-theoretic Specifications. PhD thesis, MIT, June 1987.
[5]
J. Cong. Deep submicron layout and coupling to logic synthesis (invited talk). In International Workshop on Logic and Architecture Synthesis (IWLAS'97), 1997.
[6]
J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, E. Pastor, and A. Yakovlev. Decomposition and technology mapping of speed-independent circuits using boolean relations. In IEEE/ACM Int. Conference on Computer Aided Design, pages 220-227, San Jose, USA, Nov. 1997.
[7]
J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev. Automatic synthesis and optimization of partially specified asynchronous systems. In Proceedings of the Design Automation Conference, 1999. (accepted).
[8]
F. Dartu and L. T. Pileggi. Calculating worst-case gate delays due to dominant capacitance coupling. In Proceedings of the Design Automation Conference, June 1997.
[9]
L. Gal. On-chip cross talk - the new signal integrity challenge. In IEEE 1995 Custom Integrated Circuits Conference, pages 251- 254, 1995.
[10]
R. Ginosar and S. Rotem. 1997 sia technology roadmap. implications to asynchronous design. In ACiD-WG Workshop on Specification models and languages and Technology effects on asynchronous design, 1998.
[11]
D. A. Kirkpatrick and A. L. Sangiovanni-Vincentelli. Techniques for crosstalk avoidance in the physical design of high-performance digital systems. In Proceedings of the International Conference on Computer-Aided Design, 1994.
[12]
D.A. Kirkpatrick and A. L. Sangiovanni-Vincentelli. Digital sensitivity: Predicting signal interaction using functional analysis. In Proceedings of the International Conference on Computer-Aided Design, 1996.
[13]
M. A. Kishinevsky, A. Y. Kondratyev, A. R. Taubin, and V. I. Varshavsky. Concurrent Hardware. The Theory and Practice of Self-Timed Design. John Wiley and Sons Ltd., 1994.
[14]
A. Kondratyev, J. Cortadella, M. Kishinevsky, L. Lavagno, A. Taubin, and A. Yakovlev. Lazy transition systems: application to timing optimization of asynchronous circuits. In Proceedings of the International Conference on Computer-Aided Design, pages 324-331, November 1998.
[15]
A. Kondratyev, M. Kishinevsky, A. Taubin, J. Cortadella, and L. Lavagno. The use of Petri nets for the design and verification of asynchronous circuits and systems. Journal of Circuits, Systems, and Computers, 8(1):67-118, 1998.
[16]
A. Kondratyev, M. Kishinevsky, A. Taubin, and S. Ten. Analysis of Petri nets by ordering relations in reduced unfoldings. Formal Methods in System Design, 12(1):5-38, 1998.
[17]
L. Lavagno and A. Sangiovanni-Vincentelli. Algorithms for synthesis and testing of asynchronous circuits. Kluwer Academic Publishers, 1993.
[18]
T.-C. Lee and J. Cong. The new line in ic design. IEEE Spectrum, (3):52-58, 1997.
[19]
W. A. Lien, P. Day, C. Faransworth, D. L. Jackson, J. Liu, and N. Paver. Noise in a self-timed and synchronous implementation of a dsp. Unpublished, White Paper, Cogency Technology Inc., http://www.cogency.com/noise.html, 1997.
[20]
E. J. McCluskey. Logic Design Principles. Prentice-Hall, 1986.
[21]
G. D. Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, Inc., 1994.
[22]
D. E. Muller and W. C. Bartky. A theory of asynchronous circuits. In Annals of Computing Laboratory of Harvard University, pages 204-243, 1959.
[23]
T. Murata. Petri Nets: Properties, analysis and applications. Proceedings of the IEEE, pages 541-580, Apr. 1989.
[24]
K. L. Shepard, V. Narayanan, P. C. Elmendorf, and G. Zheng. Global harmony: Coupled noise analysis for full-chip rc interconnect networks. In Proceedings of the International Conference on Computer-Aided Design, 1997.
[25]
D. Sylvester, C. Hu, O. S. Nakagawa, and S.-Y. Oh. Interconnect scaling: Signal integrity and performance in future high-speed CMOS designs. In Proc. of VLSI Symposium on Technology, pages 42-43, 1998.
[26]
A. Taubin, A. Kondratyev, J. Cortadella, and L. Lavagno. Noise avoidance methods in asynchronous design using behavior specifications. Technical Report 98-2-005, University of Aizu, Japan, Oct. 1998.
[27]
R.-S. Tsay. An exact zero-skew clock routing algorithm. IEEE Transactions on Computer-Aided Design, 12:242-249, 1993.
[28]
K. van Berkel. Beware the isochronic fork. Integration, the VLSI journal, 13(2):103-128, June 1992.
[29]
P. Vanbekbergen, G. Goossens, and B. Lin. Modeling and synthesis of timed asynchronous circuits. In Proceedings of the European Design Automation Conference (EURO-DAC), pages 460-465, Sept. 1994.
[30]
A. Vittal and M. Marek-Sadowska. Crosstalk reduction for VLSI. IEEE Transactions on Computer-Aided Design, (3):290- 298, 1997.
[31]
T. Xue, E. Kuh, and D. Wang. Post global routing crosstalk synthesis. IEEE Transactions on Computer-Aided Design, (12):1418-1430, Dec. 1997.
[32]
G. Yee, R. Chandra, V. Ganesan, and C. Sechen. Wire delay in the presence of crosstalk. In Proceedings of the ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU), Dec. 1997.
Recommendations
1/f Noise: threshold voltage and ON-current fluctuations in 45 nm device technology due to charged random traps
Discrete impurity effects in terms of their statistical variations in number and position in the inversion and depletion region of a MOSFET, as the gate length is aggressively scaled, have recently been investigated as being a major cause of reliability ...
Interconnect and noise immunity design for the Pentium 4 processor
DAC '03: Proceedings of the 40th annual Design Automation ConferenceThis paper describes the key challenges, design methods, CAD and learnings in the area of interconnect and noise immunity design for the Intel Pentium 4 processor.This high frequency (currently at 3 Ghz with 6 Ghz execution core) design required ...
Applying AnalogTechniques in Digital CMOS Buffers to ImproveSpeed and Noise Immunity
A digital CMOS buffer circuit with a voltage transfer characteristic (VTC) with low threshold voltage detection, hysteresis, and high noise immunity is presented. The circuit is capable of restoring slow transition times and distorted input signals with a ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
April 1999
ISBN:0769500315
Copyright © Copyright (c) 1998 Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Publisher
IEEE Computer Society
United States
Publication History
Published: 19 April 1999
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 31 Dec 2024