More Web Proxy on the site http://driver.im/

Article

A Clocking Technique with Power Savings in Virtex-Based Pipelined Designs

Authors:

Oswaldo Cadenas,

Graham M. MegsonAuthors Info & Claims

FPL '02: Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications

Pages 322 - 331

Published: 02 September 2002 Publication History

Abstract

This paper presents the evaluation in power consumption of a clocking technique for pipelined designs. The technique shows a dynamic power consumption saving of around 30% over a conventional global clocking mechanism. The results were obtained from a series of experiments of a systolic circuit implemented in Virtex-II devices. The conversion from a global-clocked pipelined design to the proposed technique is straightforward, preserving the original datapath design. The savings can be used immediately either as a power reduction benefit or to increase the frequency of operation of a design for the same power consumption.

References

[1]

L. Benini, G. De Micheli, and E. Macii, "Designing for Low-power Circuits: Practical Recipes", IEEE Circuits & Systems Magazine , Vol. 1, No. 1, Q1, 2001, pp. 6-25.

[2]

S. Wenande and R. Chidester, "Xilinx Takes Power Analysis to New Levels with Xpower", Xcell Journal , Issue 41, Xilinx Inc., Fall/Winter 2001., pp. 26-27.

[3]

http://www.transmeta.com/why/index.html

[4]

M. Smith, Application-specific Integrated Circuits , Reading, Mas: Addison-Wesley, 1997.

[5]

Actel Corp., "Predicting the Power Dissipation of Actel FPGAs" Application Note , April 1996.

[6]

P. Alfke, "Evolution, Revolution and Convolution", Tutorial at 11th Int. Conf. on Field Programmable Logic and Applications , Belfast, Norhtern Ireland, 2001.

[7]

L. Benini, P. Siegel, and G. De Micheli, "Automatic Synthesis of Gated Clocks for Power Reduction in Sequential Circuits", IEEE DEsign and Test of Computers , Vol. 11, No. 4, pp.32-40, December 1994.

[8]

Intel Corp., "The Intel PXA250 Applications Processors", White Paper, February 2002.

[9]

P. J. Schoenmakers, and J. F. M. Theeuwen, "Clock gating on RT-level VHDL", Proc. of the Int. Workshop on Logic Synthesis , Tahoe City, CA, June 7-10, 1998, pp. 387-391.

[10]

http://www.offis.de/

[11]

Altera Corp., Evaluating Power for Altera Devices , Application Note 74, Version 3.1, July 2001.

[12]

J. Jenkins, "Reducing CPLD Power Consupmtion" Xcell Journal , Xilinx Inc., Q4 1998. http://www.xilinx.com/apps/3volt.htm

[13]

P. Alfke, "Low Power FPGA Achieves 400 MHz Performance" Xcell Journal , Xilinx Inc., Q2, 1998. http://www.xilinx.com/apps/3volt.htm

[14]

Xilinx, Inc. "CoolRunner XPLA3 CPLD", DS012 V1.5, January 7, 2002.

[15]

B. Kumthekar. L. Benini, E. Macii, and F. Somenzi, "In-Place Power Optimization for LUT-Based FPGAs", Proc. of the 31st Design Automation Conference , June 15-18, San Francisco, 1998.

[16]

J. Hwang, F. Chiang and T. Hwang, "A Re-engineering Approach to Low Power FPGA Design Using SPFD", Proc. of the 31st Design Automation Conference , June 15-18, San Francisco, 1998.

[17]

O. Cadenas and G. Megson, "Pipelining considerations for an FPGA case", Proc. of Euromicro Symposium on Digital Systems Design (DSD 2001) Warsaw, Poland, September 4th-6th, 2001, pp.276-283.

[18]

http://www.xilinx.com/partinfo/ds031-2.pdf

[19]

K. Weiß, C. Oetker, I. Katchan, T. Steckstor, and W. Rosentiel Power estimation approach for SRAM-based FPGAs , Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays February 10 - 11, 2000, Monterey, CA USA, pp. 195- 202.

[20]

Xilinx Inc, XPower Tutorial: FPGA Design , May 11, 2001.

[21]

K. Sayood. Introduction to Data Compression. San Francisco, CA: Morgan Kaufmann Publishers, 1996.

[22]

Megson, G.M. and Diemoz E., 1997. "Scalar Quantisation Using a Fast Systolic Array," in Electronics Letters , 1997, Vol. 33, No. 17, pp.1435-1437.

[23]

J. O. Cadenas, G. M. Megson, An n-bit reconfigurable scalar quantiser . Field Programmable Logic and Applications, FPL2001, LNCS 2147, Gordon Brebner and Roger Woods (Eds.) Springer, Belfast, UK. 2001, pp.420-429.

Cited By

Yang LBiglari-Abhari MSalcic Z(2005)A power-efficient processor core for reactive embedded applicationsProceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture10.1007/11572961_12(131-142)Online publication date: 24-Oct-2005
https://dl.acm.org/doi/10.1007/11572961_12

A Clocking Technique with Power Savings in Virtex-Based Pipelined Designs
1. Hardware

Recommendations

A clocking technique for FPGA pipelined designs

This paper presents a clocking pipeline technique referred to as a single-pulse pipeline (PP-Pipeline) and applies it to the problem of mapping pipelined circuits to a Field Programmable Gate Array (FPGA). A PP-pipeline replicates the operation of ...
Clock Gated Low Power Memory Implementation on Virtex-6 FPGA
CICN '13: Proceedings of the 2013 5th International Conference on Computational Intelligence and Communication Networks

In this work, Virtex-6 is Target 40nm FPGA Device. Xilinx ISE 14.1 is an ISE Design tool. RAM is a target design. Clock Gating is a technique which decreases clock power but increases Logic Power due to added Logic in Design. Irrespective of increase in ...
Clock power reduction for virtex-5 FPGAs
FPGA '09: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays

Clock network power in field-programmable gate arrays (FPGAs) is considered and two complementary approaches for clock power reduction in the Xilinx Virtex-5 FPGA are presented. The approaches are unique in that they leverage specific architectural ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image Guide Proceedings

FPL '02: Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications

September 2002

1181 pages

ISBN:3540441085

Publisher

Springer-Verlag

Berlin, Heidelberg

Publication History

Published: 02 September 2002

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 13 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Yang LBiglari-Abhari MSalcic Z(2005)A power-efficient processor core for reactive embedded applicationsProceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture10.1007/11572961_12(131-142)Online publication date: 24-Oct-2005
https://dl.acm.org/doi/10.1007/11572961_12

View Options

View options

Media

Figures

Other

Tables

View Table of Contents