MEDIATOR: a mixed criticality deadline honored arbiter for multi-core real-time systems
Authors: 
Arun S. Nair, Louella Mesquita Colaco, Geeta Patil, Biju K. Raveendran, Sasikumar PunnekkattAuthors Info & Claims
Pages 146 - 153
Abstract
Multi-core systems are the potential enablers of the overwhelming growth of mixed criticality systems. There exist challenges to the widespread usage of multi-core in mixed criticality systems due to the non-predictive resource access timings. In this work, we present a Last Level Cache (LLC) access control mechanism, MEDIATOR that guarantees high criticality job executions without deadline misses for multi-core mixed-criticality systems. In MEDIATOR, the LLC access requests of lower criticality jobs are honored, if and only if there exists adequate slack for higher criticality jobs. The legacy First-In, First-Out (FIFO) arbiter has high deadline miss probability for high criticality jobs. The MEDIATOR behaves differently from legacy arbiter only when slack of higher criticality jobs is less. It guarantees successful execution of higher criticality jobs by blocking low criticality jobs. The experimental evaluation with software simulation and hardware implementation confirms the successful completion of high criticality jobs with LLC contention by honoring low criticality jobs whenever possible. Simulation results with the help of synthetic benchmark suites show successful completion of high criticality jobs at a high workload where legacy arbiter fails. The hardware design synthesized in Cadence using Genus Synthesis Solution 17.21 shows that MEDIATOR takes negligibly small time and energy overhead to achieve the same.
References
[1]
R. Pellizzoni, A. Schranzhofer, J.-J. Chen, M. Caccamo, and L. Thiele, "Worst case delay analysis for memory interference in multicore systems," in Design, Automation & Test in Europe Conference & Exhibition (DATE), 2010. IEEE, 2010, pp. 741--746.
[2]
G. Gracioli and A. A. Fröhlich, "On the influence of shared memory contention in real-time multicore applications," in Computing Systems Engineering (SBESC), 2014 Brazilian Symposium on. IEEE, 2014, pp. 25--30.
[3]
B. C. Ward, J. L. Herman, C. J. Kenna, and J. H. Anderson, "Outstanding paper award: Making shared caches more predictable on multicore platforms," in Real-Time Systems (ECRTS), 2013 25th Euromicro Conference on. IEEE, 2013, pp. 157--167.
[4]
G. Giannopoulou, N. Stoimenov, P. Huang, and L. Thiele, "Scheduling of mixed-criticality applications on resource-sharing multicore systems," in Proceedings of the Eleventh ACM International Conference on Embedded Software. IEEE Press, 2013, p. 17.
[5]
G. Giannopoulou, N. Stoimenov, P. Huang, L. Thiele, and B. D. de Dinechin, "Mixed-criticality scheduling on cluster-based manycores with shared communication and storage resources," Real-Time Systems, vol. 52, no. 4, pp. 399--449, 2016.
[6]
A. Awan, K. Bletsas, P. Souto, B. Åkesson, E. Tovar, and J. Ali, "Mixed-criticality scheduling with memory regulation," in 28th Euromicro Conference on Real-Time Systems. Euromicro Technical Committee on Real-Time Systems, 2016.
[7]
M. Hassan, H. Patel, and R. Pellizzoni, "A framework for scheduling dram memory accesses for multi-core mixed-time critical systems," in Real-Time and Embedded Technology and Applications Symposium (RTAS), 2015 IEEE. IEEE, 2015, pp. 307--316.
[8]
P. K. Valsan, H. Yun, and F. Farshchi, "Taming non-blocking caches to improve isolation in multicore real-time systems," in Real-Time and Embedded Technology and Applications Symposium (RTAS), 2016 IEEE. IEEE, 2016, pp. 1--12.
[9]
M. Paolieri, E. Quiñones, F. J. Cazorla, G. Bernat, and M. Valero, "Hardware support for wcet analysis of hard real-time multicore systems," ACM SIGARCH Computer Architecture News, vol. 37, no. 3, pp. 57--68, 2009.
[10]
A. Kostrzewa, S. Saidi, and R. Ernst, "Slack-based resource arbitration for real-time networks-on-chip," in Proceedings of the 2016 Conference on Design, Automation & Test in Europe. EDA Consortium, 2016, pp. 1012--1017.
[11]
M. Hassan and H. Patel, "Criticality-and requirement-aware bus arbitration for multi-core mixed criticality systems," in 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, 2016, pp. 1--11.
[12]
D. Ziakas, A. Baum, R. A. Maddox, and R. J. Safranek, "Intel®quickpath interconnect architectural features supporting scalable system architectures," in Proceedings of the 2010 18th IEEE Symposium on High Performance Interconnects, ser. HOTI '10. Washington, DC, USA: IEEE Computer Society, 2010, pp. 1--6.
[13]
A. Burns, "System mode changes-general and criticality-based," in Proc. of 2nd Workshop on Mixed Criticality Systems (WMC), 2014, pp. 3--8.
[14]
S. K. Baruah, V. Bonifaci, G. D'Angelo, A. Marchetti-Spaccamela, S. Van Der Ster, and L. Stougie, "Mixed-criticality scheduling of sporadic task systems," in European Symposium on Algorithms. Springer, 2011, pp. 555--566.
[15]
J. L. Hennessy and D. A. Patterson, Computer architecture: a quantitative approach. Elsevier, 2011.
Recommendations
A Survey of Research into Mixed Criticality Systems
This survey covers research into mixed criticality systems that has been published since Vestal’s seminal paper in 2007, up until the end of 2016. The survey is organised along the lines of the major research areas within this topic. These include ...
MOESIL: a cache coherency protocol for locked mixed criticality L1 data cache
DS-RT '21: Proceedings of the 2021 IEEE/ACM 25th International Symposium on Distributed Simulation and Real Time ApplicationsThe tremendous needs of computing power and predictive timing behaviours of modern systems bring revolutionary changes in memory subsystem architecture. One such improvement is the usage of locked caches to have predictive execution time. The existing ...
Controlling Preemption for Better Schedulability in Multi-Core Systems
RTSS '12: Proceedings of the 2012 IEEE 33rd Real-Time Systems SymposiumInterest in real-time multiprocessor scheduling has been rekindled as multi-core chips are increasingly used for embedded real-time systems. While tasks may be preemptive or non-preemptive (due to their transactional operations), deadline guarantees are ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
October 2019
344 pages
ISBN:9781728129235
- General Chair:
- Floriano De Rango,
- Program Chairs:
- Carlos Tavares Calafate,
- Miroslav Voznak
Sponsors
Publisher
IEEE Press
Publication History
Published: 17 April 2020
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
DS-RT '19
Sponsor:
DS-RT '19: International Symposium on Distributed Simulation and Real-Time Applications
October 7 - 9, 2019
Cosenza, Italy
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 29Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Reflects downloads up to 18 Dec 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in