More Web Proxy on the site http://driver.im/

research-article

Application of ESL synthesis on GSM edge algorithm for base station

Author:

Alan P. SuAuthors Info & Claims

ASPDAC '10: Proceedings of the 2010 Asia and South Pacific Design Automation Conference

Pages 732 - 738

Published: 18 January 2010 Publication History

Abstract

Electronic System Level (ESL) design methodology has been widely adopted in SoC designing, especially for designs with multiple cores. High level synthesis is now becoming a standard tool in the ESL design flow. People use the term ESL Synthesis to suggest the solution for multicore system synthesis. In this paper we argue that ESL Synthesis is architecture synthesis, high level synthesis and software synthesis combined. A multicore architecture synthesis algorithm had been implemented and proven in an experimental industry use. We successfully synthesized the target application, a GSM Edge algorithm for base station, into single and multicore systems. With this experience we developed the theory how high level synthesis and software synthesis should work with architecture synthesis to perform the task of ESL synthesis. Possible future research directions inspired by this work are also proposed.

Key contributions of this work are (1) a user-defined cost function mechanism, (2) a warranted convergence mechanism and (3) combine above two mechanisms to waive the need for a universal cost function.

References

[1]

J. L. Peterson, "Petri Net Theory and The Modeling of Systems," Prentice-Hall, 1981, ISBN 0-1-3-661983-5.

Digital Library

[2]

E. D. Lagnese and D. E Thomas, "Architecture Partitioning for System-Level Design," Proc. DAC'89, June 1989, pp 62--67.

Digital Library

[3]

R. K. Gupta, C. N. Coelho Jr. and G. De Micheli, "Synthesis and Simulation of Digital Systems Containing Interacting Hardware and Software Components," Proc. DAC'92., June 1992, pp. 225--230.

Digital Library

[4]

R. K. Gupta and G. De Micheli, "Hardware-Software Cosynthesis for Digital Systems," IEEE Design & Test of Computers, vol. 10, No. 3, July 1993, pp. 29--41.

Digital Library

[5]

K. Buchenrieder, A. Sedlmeier and C. Veith, "Design of HW/SW-Systems with VLSI Subsystms Using CODES," Proc. VLSI Signal Processing, VI, 1993, Oct. 1993, pp. 233~241.

[6]

R. Ernst, J. Henkel and T. Benner. "Hardware-Software Cosynthesis for Microcontrollers," IEEE Design & Test of Computers, Dec. 1993, pp. 64--75.

Digital Library

[7]

J. Axelsson, "Architecture Synthesis and Partitioning of Real-Time Systems: A Comparison of Three Heuristic Search Strategies," Proc. 5^th Intl. Workshop on Software Hardware Co-Design, 1997, pp. 161~165.

Digital Library

[8]

F. Vahid, "Modifying Min-Cut for Hardware and Software Functional Partitioning," Proc. 5^th Workshop on HW/SW Co-Design, CODES'97, 1997, pp. 43~48.

Digital Library

[9]

T. Hollstein, J. Becker and A. Kirschbaum & M. Glesner, "HiPART: a new hierarchical semi-interactive HW-/SW partitioning approach with fast debugging for real-time embedded systems," Proc. CODES/CASHE, 1998, pp 29~33.

Digital Library

[10]

J. Grode, P. V. Knudsen and J. Madsen, "Hardware Resource Allocation for Hardware/Software Partitioning in the LYCOS System," Proc. DATE'98, April 1998, pp. 22~27.

Digital Library

[11]

K. S. Chatha and R. Vemuri, "A Tool for Partitioning and Pipelined Scheduling of Hardware/Software Systems," Proc. 11^th ISSS, Dec. 1998, pp. 145~151.

Digital Library

[12]

Y. Xie and W. Wolf, "Co-synthesis with custom ASICs," Proc. of ASP-DAC'2000, 2000, pp. 129--135.

Digital Library

[13]

Y. Xie and W. Wolf, "Allocation and scheduling of conditional task graph in hardware/software co-synthesis," Proc. DATE'01, 2001, pp. 620~625.

Digital Library

[14]

M. L. López-Vallejo and J. C. López, "On The Hardware-Software Partitioning Problem: System Modeling and Partitioning Techniques," ACM TODAES, Vol. 8, No. 3, July 2003. pp. 269~297.

Digital Library

[15]

S. Banerjee, E, Bozorgzadeh and N. Dutt, "Physically-Aware HW-SW Partitioning for Reconfigurable Architectures with Partial Dynamic Reconfiguration," Proc. DAC'05, June 2005, pp. 335~340.

Digital Library

[16]

IEEE Computer Society, IEEE Standard SystemC Language Reference Manual, March 2006.

[17]

S. Ha, S. Kim, C. Lee, Y. Yi, S. Kwon, and Y.-P. Joo, "PeaCE: A hardware-software codesign environment of multimedia embedded systems," ACM Trans. Des. Autom. Electron. Syst., vol. 12, no. 3, Aug. 2007, pp. 1--25.

Digital Library

[18]

Open SystemC Initiative, "OSCI TLM 2.0 Language Reference Manual," July 2009.

[19]

J. Keinert, M. Streubühr, T. Schlichter, J. Falk, J. Gladigau, C. Haubert, J. Teich and M. Meredi, "SystemCoDesigner -- An Automatic ESL Synthesis Approach by Design Space Exploration and Behavioral Synthesis for Streaming Applications," ACM TODAES, Vol. 14, No. 1, Jan. 2009, pp. 1~23.

Digital Library

[20]

A. Gerstlauer, C. Haubelt, A. D. Pimentel, T. P. Stefanov, D. Gajski and J. Teich, "Electronic System-Level Synthesis Methodologies," IEEE TCAD, Vol. 28, No. 10, October 2009, pp. 1517~1530.

Digital Library

[21]

Open SystemC Initiative, "SystemC Synthesizable Subset Draft 1.3," October 2009.

[22]

ARM, "PrimeCell Fabric IP, http://www.arm.com/products/solutions/PrimeCellPeripherals.html

Cited By

Zou QChen YXie YSu ADick RMadsen J(2011)System-level design space exploration for three-dimensional (3D) SoCsProceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis10.1145/2039370.2039434(385-388)Online publication date: 9-Oct-2011
https://dl.acm.org/doi/10.1145/2039370.2039434

Recommendations

SystemCoDesigner—an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications

With increasing design complexity, the gap from ESL (Electronic System Level) design to RTL synthesis becomes more and more crucial to many industrial projects. Although several behavioral synthesis tools exist to automatically generate synthesizable ...
System Synthesis with VHDL: A Transformational Approach
Synthesis of application-specific memory structures

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ASPDAC '10: Proceedings of the 2010 Asia and South Pacific Design Automation Conference

January 2010

920 pages

ISBN:9781605588377

General Chair:
Youn-Long Lin
National Tsing Hua University

Sponsors

TICD: TICD
SIGDA: ACM Special Interest Group on Design Automation
IEEE CAS

Publisher

IEEE Press

Publication History

Published: 18 January 2010

Check for updates

Qualifiers

Research-article

Conference

ASPDAC '10

Sponsor:

TICD
SIGDA

ASPDAC '10: Asia and South Pacific Design Automation Conference

January 18 - 21, 2010

Taipei, Taiwan

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
62
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 17 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Zou QChen YXie YSu ADick RMadsen J(2011)System-level design space exploration for three-dimensional (3D) SoCsProceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis10.1145/2039370.2039434(385-388)Online publication date: 9-Oct-2011
https://dl.acm.org/doi/10.1145/2039370.2039434

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents