[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.5555/1899721.1899786acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
research-article

Symmetry-aware TCG-based placement design under complex multi-group constraints for analog circuit layouts

Published: 18 January 2010 Publication History

Abstract

This paper presents a solution to handling complex multi-group symmetry constraints in the placement design using transitive closure graph (TCG) representation for analog layouts. We propose a set of symmetric-feasible conditions, which can automatically satisfy symmetry requirements. We also develop a new contour-based packing scheme with time complexity of O(g·n·lgn), where g is the number of symmetry groups and n is the number of the placed cells. Furthermore, we devise a set of perturbation operations with time complexity of O(n). Our experimental results show the effectiveness and superiority of this proposed scheme compared to the other state-of-the-art placement algorithms for analog layout design.

References

[1]
J. Cohn, D. Garrod, R. Rutenbar, and L. Charley, Analog Device-level Automation, Boston: Kluwer Publishers, 1994.
[2]
J. Lin and Y. Chang, "TCG: a transitive closure graph based representation for general floorplans," IEEE Trans. on VLSI Systems, vol. 13, pp. 288--292, Feb. 2005.
[3]
H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "VLSI cell placement based on rectangle-packing by the sequence-pair," IEEE Trans. on CAD, vol. 15, pp. 1518--1524, 1996.
[4]
P. Guo, C. Cheng, and T. Yoshimura, "An O-tree representation of non-slicing floorplan and its applications," Proc. of IEEE/ACM DAC, pp. 268--273, 1999.
[5]
Y. Chang, Y. Chang, G. Wu, and S. Wu. "B*-tree: A new representation for non-slicing floorplans," Proc. of IEEE/ACM DAC, pp. 458--463, 2000.
[6]
J. Lin, G. Wu, Y. Chang, and J. Chuang, "Placement with symmetry constraints for analog layout design using TCG-S," Proc. of ASPDAC, pp. 1135--1138, 2005.
[7]
P. Lin and S. Lin, "Analog placement based on symmetry-island formulation," IEEE Trans. on CAD, vol. 28, pp. 791--804, 2009.
[8]
F. Balasa and K. Lampaert, "Symmetry within the sequence-pair representation in the context of placement for analog design," IEEE Trans. on CAD, vol. 19, pp. 721--731, 2000.
[9]
Y. Tam, E. Young, and C. Chu, "Analog placement with symmetry and other placement constraints," Proc. of IEEE/ACM ICCAD, pp. 349--354, 2006.
[10]
S. Kouda, C. Kodama, and K. Fujiyoshi, "Linear programming-based cell placement with symmetry constraints for analog IC layout," IEEE Trans. on CAD, vol 26. pp 659--668, 2007.
[11]
J. Lin, G. Wu, Y. Chang, and J. Chuang, "Placement with symmetry constraints for analog layout design using TCG-S," Proc. of ASPDAC, pp. 1135--1138, 2005.
[12]
L. Zhang, R. Shi, and Y. Jiang, "Symmetry-aware placement with transitive closure graphs for analog layout design," Proc. of ASPDAC, pp 180--185, 2008.

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
ASPDAC '10: Proceedings of the 2010 Asia and South Pacific Design Automation Conference
January 2010
920 pages
ISBN:9781605588377

Sponsors

Publisher

IEEE Press

Publication History

Published: 18 January 2010

Check for updates

Qualifiers

  • Research-article

Conference

ASPDAC '10
Sponsor:

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 59
    Total Downloads
  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 11 Jan 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media