• Kubica M, Opara A and Kania D. (2021). Introduction. Technology Mapping for LUT-Based FPGA. 10.1007/978-3-030-60488-2_1. (1-14).

    http://link.springer.com/10.1007/978-3-030-60488-2_1

  • Wang F, Zhu L, Zhang J, Li L, Zhang Y and Luo G. Dual-output LUT merging during FPGA technology mapping. Proceedings of the 39th International Conference on Computer-Aided Design. (1-9).

    https://doi.org/10.1145/3400302.3415617

  • Kubica M, Opara A and Kania D. (2017). Logic synthesis for FPGAs based on cutting of BDD. Microprocessors & Microsystems. 52:C. (173-187). Online publication date: 1-Jul-2017.

    https://doi.org/10.1016/j.micpro.2017.06.010

  • Nhan N. (2014). Autocorrelation Properties of Walsh Function for Logic Synthesis FPGA. AETA 2013: Recent Advances in Electrical Engineering and Related Sciences. 10.1007/978-3-642-41968-3_28. (269-278).

    https://link.springer.com/10.1007/978-3-642-41968-3_28

  • Lee T and Ye T. (2011). A relational approach to functional decomposition of logic circuits. ACM Transactions on Database Systems. 36:2. (1-30). Online publication date: 1-May-2011.

    https://doi.org/10.1145/1966385.1966391

  • Ebendt R and Drechsler R. (2009). Weighted A∗ search -- unifying view and application. Artificial Intelligence. 173:14. (1310-1342). Online publication date: 1-Sep-2009.

    https://doi.org/10.1016/j.artint.2009.06.004

  • Jang S, Chan B, Chung K and Mishchenko A. (2009). WireMap. ACM Transactions on Reconfigurable Technology and Systems. 2:2. (1-24). Online publication date: 1-Jun-2009.

    https://doi.org/10.1145/1534916.1534924

  • Jang S, Chan B, Chung K and Mishchenko A. WireMap. Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays. (47-55).

    https://doi.org/10.1145/1344671.1344680

  • Compacting Intermediate States. Scalable Hardware Verification with Symbolic Simulation. 10.1007/0-387-29906-8_4. (51-80).

    http://link.springer.com/10.1007/0-387-29906-8_4

  • Plaza S and Bertacco V. STACCATO. Proceedings of the 2005 Asia and South Pacific Design Automation Conference. (276-279).

    https://doi.org/10.1145/1120725.1120848

  • Shenoy N, Kawa J and Camposano R. Design automation for mask programmable fabrics. Proceedings of the 41st annual Design Automation Conference. (192-197).

    https://doi.org/10.1145/996566.996623

  • Kumar M, Bobba J and Kamakoti V. MemMap. Proceedings of the conference on Design, automation and test in Europe - Volume 2.

    /doi/10.5555/968879.969130

  • JóŹwiak L and Chojnacki A. (2003). Effective and efficient FPGA synthesis through general functional decomposition. Journal of Systems Architecture: the EUROMICRO Journal. 49:4-6. (247-265). Online publication date: 1-Sep-2003.

    https://doi.org/10.1016/S1383-7621(03)00071-7

  • Wang Z, Liu E, Lai J and Wang T. Power minization in LUT-based FPGA technology mapping. Proceedings of the 2001 Asia and South Pacific Design Automation Conference. (635-640).

    https://doi.org/10.1145/370155.370569

  • Günther W and Drechsler R. (2000). ACTion. Journal of Systems Architecture: the EUROMICRO Journal. 46:14. (1321-1334). Online publication date: 1-Dec-2000.

    https://doi.org/10.1016/S1383-7621(00)00027-8

  • Wurth B, Schlichtmann U, Eckl K and Antreich K. (1999). Functional multiple-output decomposition with application to technology mapping for lookup table-based FPGAs. ACM Transactions on Design Automation of Electronic Systems. 4:3. (313-350). Online publication date: 1-Jul-1999.

    https://doi.org/10.1145/315773.315783

  • Huang J, Jou J and Shen W. (1999). Encoding in Roth-Karp decomposition with application to two-output LUT architecture. IEE Proceedings - Computers and Digital Techniques. 10.1049/ip-cdt:19990122. 146:3. (131).

    https://digital-library.theiet.org/content/journals/10.1049/ip-cdt_19990122

  • Legl C, Wurth B and Eckl K. (1998). Computing support-minimal subfunctions during functional decomposition. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 6:3. (354-363). Online publication date: 1-Sep-1998.

    https://doi.org/10.1109/92.711307

  • Hinsberger U and Kolla R. Boolean matching for large libraries. Proceedings of the 35th annual Design Automation Conference. (206-211).

    https://doi.org/10.1145/277044.277100

  • Cong J and Xu S. Technology mapping for FPGAs with embedded memory blocks. Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays. (179-188).

    https://doi.org/10.1145/275107.275138

  • Wilton S. SMAP. Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays. (171-178).

    https://doi.org/10.1145/275107.275137

  • Pan P and Lin C. A new retiming-based technology mapping algorithm for LUT-based FPGAs. Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays. (35-42).

    https://doi.org/10.1145/275107.275118

  • Scholl C. Multi-output functional decomposition with exploitation of don't cares. Proceedings of the conference on Design, automation and test in Europe. (743-748).

    /doi/10.5555/368058.368392

  • Zhuang N and Cheung P. (1998). Logic synthesis for a fine-grain FPGA. IEE Proceedings - Computers and Digital Techniques. 10.1049/ip-cdt:19981700. 145:1. (47).

    http://digital-library.theiet.org/content/journals/10.1049/ip-cdt_19981700

  • Bertacco V and Damiani M. The disjunctive decomposition of logic functions. Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design. (78-82).

    /doi/10.5555/266388.266429

  • Chikodikar M, Laddha S and Sirasao A. A Technology Mapper for Xilinx FPGAs. Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications.

    /doi/10.5555/523974.834856

  • Inuani M and Saul J. (1997). Technology mapping of heterogeneous LUT-based FPGAs. Field-Programmable Logic and Applications. 10.1007/3-540-63465-7_227. (223-234).

    http://link.springer.com/10.1007/3-540-63465-7_227

  • Legl C, Wurth B and Eckl K. A Boolean approach to performance-directed technology mapping for LUT-based FPGA designs. Proceedings of the 33rd annual Design Automation Conference. (730-733).

    https://doi.org/10.1145/240518.240657

  • Cong J and Ding Y. (1996). Combinational logic synthesis for LUT based field programmable gate arrays. ACM Transactions on Design Automation of Electronic Systems. 1:2. (145-204). Online publication date: 1-Apr-1996.

    https://doi.org/10.1145/233539.233540

  • Legl C, Wurth B and Eckl K. An Implicit Algorithm for Support Minimization during Functional Decomposition. Proceedings of the 1996 European conference on Design and Test.

    /doi/10.5555/787259.787568

  • Cong J, Peck J and Ding Y. RASP. Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays. (137-143).

    https://doi.org/10.1145/228370.228390

  • Pan P and Liu C. Technology mapping of sequential circuits for LUT-based FPGAs for performance. Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays. (58-64).

    https://doi.org/10.1145/228370.228379

  • Yi K and Jhon C. (1996). A new FPGA technology mapping approach by cluster merging. Field-Programmable Logic Smart Applications, New Paradigms and Compilers. 10.1007/3-540-61730-2_40. (366-370).

    http://link.springer.com/10.1007/3-540-61730-2_40

  • Drechsler R, Göckel N and Becker B. (1996). Learning heuristics for OBDD minimization by Evolutionary Algorithms. Parallel Problem Solving from Nature — PPSN IV. 10.1007/3-540-61723-X_1036. (730-739).

    http://link.springer.com/10.1007/3-540-61723-X_1036

  • Euler R and Lemarchand L. (1996). Some applications of combinatorial optimization in parallel computing. Combinatorics and Computer Science. 10.1007/3-540-61576-8_95. (348-366).

    http://link.springer.com/10.1007/3-540-61576-8_95

  • Yamashita S, Kambayashi Y and Muroga S. (2007). Optimization methods for look‐up table‐type FPGAs based on permissible functions. Systems and Computers in Japan. 10.1002/scj.4690271208. 27:12. (92-101). Online publication date: 1-Jan-1996.

    https://onlinelibrary.wiley.com/doi/10.1002/scj.4690271208

  • Huang J, Jou J and Shen W. Compatible class encoding in Roth-Karp decomposition for two-output LUT architecture. Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design. (359-363).

    /doi/10.5555/224841.225064

  • Chowdhary A and Hayes J. Technology mapping for field-programmable gate arrays using integer programming. Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design. (346-352).

    /doi/10.5555/224841.225062

  • Nag S and Roy K. (1995). On Routability for FPGAs under Faulty Conditions. IEEE Transactions on Computers. 44:11. (1296-1305). Online publication date: 1-Nov-1995.

    https://doi.org/10.1109/12.475125

  • Cong J and Hwang Y. Simultaneous depth and area minimization in LUT-based FPGA mapping. Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays. (68-74).

    https://doi.org/10.1145/201310.201322

  • Shen W, Huang J and Chao S. Lambda set selection in Roth-Karp decomposition for LUT-based FPGA technology mapping. Proceedings of the 32nd annual ACM/IEEE Design Automation Conference. (65-69).

    https://doi.org/10.1145/217474.217508

  • Stanion T and Sechen C. A method for finding good Ashenhurst decompositions and its application to FPGA synthesis. Proceedings of the 32nd annual ACM/IEEE Design Automation Conference. (60-64).

    https://doi.org/10.1145/217474.217507

  • Wurth B, Eckl K and Antreich K. Functional multiple-output decomposition. Proceedings of the 32nd annual ACM/IEEE Design Automation Conference. (54-59).

    https://doi.org/10.1145/217474.217506

  • Togawa N, Sato M and Ohtsuki T. A simultaneous technology mapping, placement, and global routing algorithm for field-programmable gate arrays. Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design. (156-163).

    /doi/10.5555/191326.191390

  • Murgai R, Brayton R and Sangiovanni-Vincentelli A. Optimum functional decomposition using encoding. Proceedings of the 31st annual Design Automation Conference. (408-414).

    https://doi.org/10.1145/196244.196440

  • Shiple T, Hojati R, Sangiovanni-Vincentelli A and Brayton R. Heuristic minimization of BDDs using don't cares. Proceedings of the 31st annual Design Automation Conference. (225-231).

    https://doi.org/10.1145/196244.196360

  • Cong J and Ding Y. (1994). On area/depth trade-off in LUT-based FPGA technology mapping. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2:2. (137-148). Online publication date: 1-Jun-1994.

    https://doi.org/10.1109/92.285741

  • McCarty D and Whitney T. (1994). Antifuse Programmed FPGAs. Field-Programmable Gate Array Technology. 10.1007/978-1-4615-2742-8_3. (97-170).

    http://link.springer.com/10.1007/978-1-4615-2742-8_3

  • Trimberger S. (1994). SRAM Programmable FPGAs. Field-Programmable Gate Array Technology. 10.1007/978-1-4615-2742-8_2. (15-96).

    http://link.springer.com/10.1007/978-1-4615-2742-8_2

  • Naseer A, Balakrishnan M and Kumar A. (1994). An efficient technique for mapping RTL structures onto FPGAs. Field-Programmable Logic Architectures, Synthesis and Applications. 10.1007/3-540-58419-6_73. (99-110).

    http://link.springer.com/10.1007/3-540-58419-6_73

  • Farrahi A and Sarrafzadeh M. (1994). FPGA technology mapping for power minimization. Field-Programmable Logic Architectures, Synthesis and Applications. 10.1007/3-540-58419-6_70. (66-77).

    http://link.springer.com/10.1007/3-540-58419-6_70

  • Chen C, Tsay Y, Hwang T, Wu A and Lin Y. Combining technology mapping and placement for delay-optimization in FPGA designs. Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design. (123-127).

    /doi/10.5555/259794.259815

  • Murgai R, Brayton R and Sangiovanni-Vincentelli A. Cube-packing and two-level minimization. Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design. (115-122).

    /doi/10.5555/259794.259814

  • Cong J and Ding Y. Beyond the combinatorial limit in depth minimization for LUT-based FPGA designs. Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design. (110-114).

    /doi/10.5555/259794.259813

  • Murgai R, Brayton R and Sangiovanni-Vincentelli A. Sequential synthesis for table look up programmable gate arrays. Proceedings of the 30th international Design Automation Conference. (224-229).

    https://doi.org/10.1145/157485.164681

  • Mehendale M. MIM. Proceedings of the 30th international Design Automation Conference. (219-223).

    https://doi.org/10.1145/157485.164678

  • Cong J and Ding Y. On area/depth trade-off in LUT-based FPGA technology mapping. Proceedings of the 30th international Design Automation Conference. (213-218).

    https://doi.org/10.1145/157485.164675

  • Eschermann B. (1993). Logikentwurf. Funktionaler Entwurf digitaler Schaltungen. 10.1007/978-3-642-95710-9_4. (119-187).

    https://link.springer.com/10.1007/978-3-642-95710-9_4

  • Burch J and Long D. Efficient Boolean function matching. Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design. (408-411).

    /doi/10.5555/304032.304143

  • Suganuma N, Murata Y, Nakata S, Nagata S, Tomita M and Hirano K. Reconfigurable machine and its application to logic diagnosis. Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design. (373-376).

    /doi/10.5555/304032.304136

  • Kukimoto Y and Fujita M. Rectification method for lookup-table type FPGA's. Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design. (54-61).

    /doi/10.5555/304032.304057

  • Cong J and Ding Y. An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design. (48-53).

    /doi/10.5555/304032.304055

  • Francis R. A tutorial on logic synthesis for lookup-table based FPGAs. Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design. (40-47).

    /doi/10.5555/304032.304053

  • Chen K and Cong J. Maximal reduction of lookup-table based FPGAs. Proceedings of the conference on European design automation. (224-229).

    /doi/10.5555/159754.161755

  • Hasan Z, Harrison D and Ciesielski M. (1992). A Fast Partitioning Method for PLA-Based FPGAs. IEEE Design & Test. 9:4. (34-39). Online publication date: 1-Oct-1992.

    https://doi.org/10.1109/54.173331

  • Murgai R, Brayton R and Sangiovanni-Vincentelli A. An improved synthesis algorithm for multiplexor-based PGA's. Proceedings of the 29th ACM/IEEE Design Automation Conference. (380-386).

    /doi/10.5555/113938.149498

  • Schlichtmann U, Brglez F and Hermann M. Characterization of Boolean functions for rapid matching in FPGA technology mapping. Proceedings of the 29th ACM/IEEE Design Automation Conference. (374-379).

    /doi/10.5555/113938.149496

  • Sawkar P and Thomas D. Area and delay mapping for table-look-up based field programmable gate arrays. Proceedings of the 29th ACM/IEEE Design Automation Conference. (368-373).

    /doi/10.5555/113938.149494

  • Hill D and Detjens E. FPGA design principles (a tutorial). Proceedings of the 29th ACM/IEEE Design Automation Conference. (45-46).

    /doi/10.5555/113938.110435

  • Chen K, Cong J, Ding Y, Kahng A and Trajmar P. (1992). DAG-Map. IEEE Design & Test. 9:3. (7-20). Online publication date: 1-Jul-1992.

    https://doi.org/10.1109/54.156154

  • Woo N. A heuristic method for FPGA technology mapping based on the edge visibility. Proceedings of the 28th ACM/IEEE Design Automation Conference. (248-251).

    https://doi.org/10.1145/127601.127675

  • Karplus K. Amap. Proceedings of the 28th ACM/IEEE Design Automation Conference. (244-247).

    https://doi.org/10.1145/127601.127673

  • Karplus K. Xmap. Proceedings of the 28th ACM/IEEE Design Automation Conference. (240-243).

    https://doi.org/10.1145/127601.127672

  • Ercolani S and De Micheli G. Technology mapping for electrically programmable gate arrays. Proceedings of the 28th ACM/IEEE Design Automation Conference. (234-239).

    https://doi.org/10.1145/127601.127671

  • Francis R, Rose J and Vranesic Z. Chortle-crf: Fast technology mapping for lookup table-based FPGAs. Proceedings of the 28th ACM/IEEE Design Automation Conference. (227-233).

    https://doi.org/10.1145/127601.127670

  • Filo D, Yang J, Mailhot F and De Micheli G. Technology mapping for a two-output RAM-based field programmable gate array. Proceedings of the conference on European design automation. (534-538).

    /doi/10.5555/951513.951630