[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.1145/800118.803858acmconferencesArticle/Chapter ViewAbstractPublication PagesmicroConference Proceedingsconference-collections
Article
Free access

Cellular arrays for asynchronous control

Published: 30 September 1974 Publication History

Abstract

The microprogrammed controls which have evolved following Wilkes' suggestion are for synchronous control structures. This paper presents a micro-programmable array for realizing an asynchronous control structure. The work presented here extends Jump's asynchronous control arrays to include many essential control capabilities which were lacking. The arrays realize structures which allow sequencing of operations, conditional branch, subroutine call, fork operation to create parallel processes, join of parallel processes, merging of control, and arbitration with semaphore primitives to achieve controlled access to limited resources. The control to be realized is specified as a Simple Petri net which is then translated into an array representation which represents the microprogram. The cellular array is then obtained by selecting cell configurations in accordance with the node of the array representation of the control. The circuits obtained are asynchronous and speed independent. The microprogrammed array is a cellular form of C, S, NOR, XOR synthesis of Petri Nets.

References

[1]
Bell, G. C., J. Grason and A. Newell. Designing Computers and Digital Systems. Digital Press, Maynard, Mass., 1972.
[2]
Bruno, J., and S. M. Altman. Asynchronous control networks. IEEE Conference Record, Tenth Annual Symposium on Switching and Automata Theory, 1969, 61-73.
[3]
Clark, W. A. Macromodular computer systems. AFIPS Conference Proceedings, Vol. 30, 335-336.
[4]
Commoner, F., A. W. Holt, S. Even, and A. Pnueli. Marked directed graphs. J. of Computer and System Sciences, Vol. 5 (May 1971), 511-523.
[5]
Dennis, J. B., and S. S. Patil. Computation Structures. Notes for Subject 6.232, Department of Electrical Engineering, M.I.T., Cambridge, Mass., 1971. Most of the relevant concepts were included in the edition of the notes used for a Summer Conference at Princeton University, 1968.
[6]
Dennis, J. B. Modular, asynchronous control structures for a high performance processor. Record of the Project MAC Conference on Concurrent Systems and Parallel Computation, ACM, New York 1970, 55-80.
[7]
Dennis, J. B., and S. S. Patil, Speed independent asynchronous circuits. Proceedings of the Fourth Hawaii International Conference on System Sciences, 1971, 55-58.
[8]
Husson, S. S. Microprogramming Principles and Practices. Prentice-Hall, Inc., Englewood Cliffs, N. J., 1970.
[9]
Jump, J. R., and D. R. Fritsche. Microprogrammed arrays. IEEE Trans. on Computers, Vol. C-21 (September 1972), 974-984.
[10]
Jump, J. R. Asynchronous control arrays. To be published in IEEE Trans. on Computers.
[11]
Kautz, W. H. Cellular-logic-in-memory arrays. IEEE Trans. on Computers, Vol. C-18 (August 1969), 719-727.
[12]
Keller, R. M. Towards a theory of universal speed-independent modules. IEEE Trans. on Computers, Vol. C-33, No. 1 (January 1974), 21-33.
[13]
Minnick, R. C. A survey of microcellular research. J. of the ACM, Vol. 14 (April 1967), 203-241.
[14]
Muller, D. E. Asynchronous logics and application to information processing. Switching Theory in Space Technology, Stanford University Press, Stanford, Calif., 1963.
[15]
Patil, S. S. Coordination of Asynchronous Events. Technical Report MAC-TR-72, Project MAC, MIT, Cambridge, Mass., June 1970.
[16]
Patil, S. S., and J. B. Dennis. Description and realization of digital systems. Proceedings of the Sixth Annual IEEE Computer Society International Conference, San Francisco, Calif., September 1972.
[17]
Patil, S. S., and J. B. Dennis. The description and realization of digital systems. Revue Francaise d'Automatique, Informatique et de Recherche Operationnelle, February 1973, 55-59.
[18]
Patil, S. S. Synchronizers and Arbiters. Computation Structures Group Memo 91, Project MAC, MIT, Cambridge, Mass., October 1973.
[19]
Patil, S. S. Circuit Implementation of Petri Nets. Computation Structures Group Memo 73, Project MAC, MIT, Cambridge, Mass., October 1972.

Cited By

View all
  • (2019)Towards Designing Asynchronous Microprocessors: From Specification to Tape-OutIEEE Access10.1109/ACCESS.2019.29031267(33978-34003)Online publication date: 2019
  • (2000)Synthesis of Synchronous Digital Systems Specified by Petri NetsHardware Design and Petri Nets10.1007/978-1-4757-3143-9_7(129-150)Online publication date: 2000
  • (1998)Designing Control Logic for Counterflow Pipeline Processor Using Petri NetsFormal Methods in System Design10.1023/A:100864993069612:1(39-71)Online publication date: 1-Jan-1998
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
MICRO 7: Conference record of the 7th annual workshop on Microprogramming
September 1974
322 pages
ISBN:9781450374217
DOI:10.1145/800118
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 30 September 1974

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Acceptance Rates

Overall Acceptance Rate 484 of 2,242 submissions, 22%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)22
  • Downloads (Last 6 weeks)4
Reflects downloads up to 01 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2019)Towards Designing Asynchronous Microprocessors: From Specification to Tape-OutIEEE Access10.1109/ACCESS.2019.29031267(33978-34003)Online publication date: 2019
  • (2000)Synthesis of Synchronous Digital Systems Specified by Petri NetsHardware Design and Petri Nets10.1007/978-1-4757-3143-9_7(129-150)Online publication date: 2000
  • (1998)Designing Control Logic for Counterflow Pipeline Processor Using Petri NetsFormal Methods in System Design10.1023/A:100864993069612:1(39-71)Online publication date: 1-Jan-1998
  • (1997)Designing an Asynchronous Processor Using Petri NetsIEEE Micro10.1109/40.59231617:2(54-64)Online publication date: 1-Mar-1997
  • (1980)Synthesis of asynchronous microprogrammable control with parallel processesCybernetics10.1007/BF0109936116:1(46-52)Online publication date: 1980
  • (1977)Programmable Array Realizations of Synchronous Sequential MachinesIEEE Transactions on Computers10.1109/TC.1977.167492026:8(811-818)Online publication date: 1-Aug-1977

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media