[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
research-article

Designing an Asynchronous Processor Using Petri Nets

Published: 01 March 1997 Publication History

Abstract

We describe a technique for the design and analysis of a simple asynchronous microprocessor from a Labeled Petri Net specification. The implementation is obtained by means of refinement, transformation and translation. Several versions of the microprocessor design are presented, evaluated and compared. The Petri net based approach allows an interplay of different formal tasks, such as synthesis, verification and performance evaluation, to be carried out within the single modeling framework.

References

[1]
L.Y. Rosenblum and A.V. Yakovlev, "Signal Graphs: From Self-Timed to Timed Ones," Proc. Int'l Workshop Timed Petri Nets, IEEE Computer Society Press, Los Alamitos, Calif., 1985, pp. 199-207.
[2]
S.B. Furber, et al., "A Micropipelined ARM," Proc. VLSI 93, North Holland, Amsterdam, 1993, pp. 4.4.1-5.4.10.
[3]
A.J. Martin, "Collected Papers on Asynchronous VLSI Design," Tech. Report CS-TR-90-09, Calif. Inst. Technology, Pasadena, 1990.
[4]
A.L. Davis, "Mayfly: A General-Purpose, Scaleable, Parallel Processing Architecture," Lisp and Symbolic Computation, Vol. 5 (1/2), May 1992, pp. 7-47.
[5]
T. Nanya, et al., "TITAC: Design of a Quasi-Delay-Insensitive Microprocessor," IEEE Design & Test of Computers, Vol. 11, No. 2, Summer 1994, pp. 50-63.
[6]
J.B. Dennis, "Modular, Asynchronous Control Structures for a High-Performance Processor," Proc. Project ACM Conf. Concurrent Systems and Parallel Computation, ACM, New York, June 1970, pp. 55-92.
[7]
W.C. Holton, "The Large-Scale Integration of Microelectronic Circuits," Scientific American, 1977, pp. 82-94.
[8]
T. Murata, "Petri Nets: Properties, Analysis and Application," Proc. IEEE, Vol. 77, No. 4, Apr. 1989, pp. 541-574.
[9]
E. Pastor, et al., "Petri Net Analysis Using Boolean Manipulation," Proc. Int'l Conf. Applications and Theory of Petri Nets, LNCS 815, Springer-Verlag, Berlin, 1994, pp. 416-435.
[10]
A. Valmari, "Stubborn Sets for Reduced State Space Generation," Advances in Petri Nets 1990, Lecture Notes in Computer Science 483, G. Rozenberg, ed., Springer-Verlag, Berlin, 1991, pp. 491-515.
[11]
K.L. McMillan, Symbolic Model Checking, Kluwer Academic Publishers, Boston, 1993.
[12]
S.S. Patil, "Cellular Arrays for Asynchronous Control," Proc. ACM Seventh Ann. Workshop Microprogramming, 1974, pp. 178-185; also CSG Tech. Memo 122, Project MAC, Mass. Inst. Technology, Cambridge, Apr. 1975.
[13]
UltraSAN User's Manual, Center for Reliable and High-Performance Computing, Univ. of Illinois at Urbana-Champaign, 1994.
[14]
I.E. Sutherland, "Micropipelines," Comm. ACM, Vol. 32, No. 6, 1989, pp. 720-738.

Cited By

View all
  • (2018)Interoperable Petri net models via ontologyInternational Journal of Web Engineering and Technology10.1504/IJWET.2007.0144393:4(374-396)Online publication date: 20-Dec-2018

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image IEEE Micro
IEEE Micro  Volume 17, Issue 2
March 1997
146 pages

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 March 1997

Author Tags

  1. Microprocessors
  2. Petri nets
  3. frameworks
  4. processor design

Qualifiers

  • Research-article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 04 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2018)Interoperable Petri net models via ontologyInternational Journal of Web Engineering and Technology10.1504/IJWET.2007.0144393:4(374-396)Online publication date: 20-Dec-2018

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media