Article

Free access

An architecture with many operand registers to efficiently execute block-structured languages

Author:

Roger B. DannenbergAuthors Info & Claims

ISCA '79: Proceedings of the 6th annual symposium on Computer architecture

Pages 50 - 57

https://doi.org/10.1145/800090.802892

Published: 23 April 1979 Publication History

PDF eReader

Abstract

Register allocation schemes are presented that effectively use many registers in the execution of block-structured languages. Simulation statistics for a machine with many registers and a conventional architecture are compared. The results indicate that the average operand access time and the required memory bandwidth of conventional machines can be significantly reduced. The implications of the register allocation schemes for machine architecture are discussed.

References

[1]

Lunde, A. "Empirical Evaluation of Some Features of Instruction Set Processor Architectures," CACM Vol. 20, No. 3 (Mar 1977), pp. 143-153.

Digital Library

Google Scholar

[2]

Yuval, G. "Is Your Register Really Necessary?," Software—Practice and Experience, Vol. 7 (1977), p. 295.

Crossref

Google Scholar

[3]

Yuval, G. "The Utility of the CDC 6000 Registers," Software—Practice and Experience, Vol. 7 (1977), pp. 535-536.

Crossref

Google Scholar

[4]

Lunde, A. "More data on the O/W ratios, A note an a paper by Flynn," Computer Architecture News, Vol. 4, No. 1 (Mar 1975), pp. 9-13.

Digital Library

Google Scholar

[5]

Baskett, F. "More on Microprocessors of the Future," Computer Architecture News, Vol. 6, No. 5 (Dec 1977), pp. 14-17.

Digital Library

Google Scholar

[6]

Gries, D. Compiler Construction for Digital Computers, John Wiley & Sons, Inc., New York, 1971, pp. 193-211.

Digital Library

Google Scholar

[7]

Smith, S. and Garen, E. R. "Technology Status Report On Recent NMOS Processes," Computer Design, Aug. 1978, pp. 160-162.

Google Scholar

[8]

Wilner, W. T. "Bourroughs B1700 Memory Utilization," AFIPS FJCC Proc. Vol. 41, Part 1 (1972), pp. 579-586.

Google Scholar

[9]

Tannenbaum, A. S. "Implications of Structured Programming for Machine Architecture," CACM Vol. 21, No. 3 (Mar 1978), pp. 237-246.

Digital Library

Google Scholar

[10]

Gibson, J. C. "The Gibson Mix," Rep. TR 00.2043, IBM Systems Development Div., Poughkeepsie, N.Y., 1970.

Google Scholar

[11]

Anderson, D. W., et. al., "The IBM System/360 Model 91: Machine Philosophy and Instruction Handling," IBM Journal of Research and Development, Vol. 11, No. 1 (Jan 1967), pp. 8-24.

Digital Library

Google Scholar

Cited By

View all

Darche P(2020)ReferencesMicroprocessor 310.1002/9781119788010.refs(179-191)Online publication date: 6-Nov-2020
https://doi.org/10.1002/9781119788010.refs
Dannenberg R(2006)Run time data structuresSoftware: Practice and Experience10.1002/spe.438012041212:4(394-394)Online publication date: 27-Oct-2006
https://doi.org/10.1002/spe.4380120412
Aletan SLively W(1988)Architectural design methodology for supporting high level programming languagesProceedings. 1988 International Conference on Computer Languages10.1109/ICCL.1988.13084(356-363)Online publication date: 1988
https://doi.org/10.1109/ICCL.1988.13084
Show More Cited By

Index Terms

An architecture with many operand registers to efficiently execute block-structured languages
1. Computer systems organization
  1. Architectures
    1. Parallel architectures
      1. Very long instruction word
    2. Serial architectures
      1. Complex instruction set computing
      2. Reduced instruction set computing
2. Software and its engineering
  1. Software creation and management
    1. Designing software
      1. Software implementation planning
        Software design techniques
    2. Software development techniques
  2. Software notations and tools
    1. Compilers
    2. General programming languages
      1. Language features

Recommendations

Block enlargement optimizations for increasing the instruction fetch rate in block-structured instruction set architectures
Operand-Load-Based Split Pipeline Architecture for High Clock Rate and Commensurable IPC

The increase in the complexity of a wide-issue processor with its pipeline width is one of the primary concerns of the processor designers. In the conventional design, hardware in the processor core is laid out to handle multiple instructions with two-...
Increasing the instruction fetch rate via block-structured instruction set architectures
MICRO 29: Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture

To exploit larger amounts of instruction level parallelism, processors are being built with wider issue widths and larger numbers of functional units. Instruction fetch rate must also be increased in order to effectively exploit the performance ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ISCA '79: Proceedings of the 6th annual symposium on Computer architecture

April 1979

246 pages

ISBN:9781450373975

DOI:10.1145/800090

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 April 1979

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Sponsor:
sigarch

The 52nd Annual International Symposium on Computer Architecture

June 21 - 25, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
261
Total Downloads

Downloads (Last 12 months)54
Downloads (Last 6 weeks)8

Reflects downloads up to 01 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Darche P(2020)ReferencesMicroprocessor 310.1002/9781119788010.refs(179-191)Online publication date: 6-Nov-2020
https://doi.org/10.1002/9781119788010.refs
Dannenberg R(2006)Run time data structuresSoftware: Practice and Experience10.1002/spe.438012041212:4(394-394)Online publication date: 27-Oct-2006
https://doi.org/10.1002/spe.4380120412
Aletan SLively W(1988)Architectural design methodology for supporting high level programming languagesProceedings. 1988 International Conference on Computer Languages10.1109/ICCL.1988.13084(356-363)Online publication date: 1988
https://doi.org/10.1109/ICCL.1988.13084
Eickemeyer RPatel J(1987)Performance evaluation of multiple register setsProceedings of the 14th annual international symposium on Computer architecture10.1145/30350.30380(264-271)Online publication date: 1-Jun-1987
https://dl.acm.org/doi/10.1145/30350.30380
Ditzel DMcLellan H(1982)Register allocation for freeACM SIGARCH Computer Architecture News10.1145/964750.80182510:2(48-56)Online publication date: 1-Mar-1982
https://dl.acm.org/doi/10.1145/964750.801825
Ditzel DMcLellan H(1982)Register allocation for freeACM SIGPLAN Notices10.1145/960120.80182517:4(48-56)Online publication date: 1-Mar-1982
https://dl.acm.org/doi/10.1145/960120.801825
Ditzel DMcLellan HDitzel DDickman L(1982)Register allocation for freeProceedings of the first international symposium on Architectural support for programming languages and operating systems10.1145/800050.801825(48-56)Online publication date: 1-Mar-1982
https://dl.acm.org/doi/10.1145/800050.801825

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Block enlargement optimizations for increasing the instruction fetch rate in block-structured instruction set architectures

Operand-Load-Based Split Pipeline Architecture for High Clock Rate and Commensurable IPC

Increasing the instruction fetch rate via block-structured instruction set architectures