article

Free access

A “metasimulator” for microcoded processors

Author:

J. EldridgeAuthors Info & Claims

ACM SIGMICRO Newsletter, Volume 15, Issue 4

Pages 129 - 137

https://doi.org/10.1145/384281.808223

Published: 01 December 1984 Publication History

PDF eReader

Abstract

In a computer design project where software and hardware development proceed in parallel, it is essential that some form of simulation is available early so that the software can be breadboarded before the hardware is stable. The simulator must be readily modifiable to accommodate evolving hardware design. For a project at AT&T Bell Laboratories involving several processors of different designs, a program was constructed that generates a simulator from a description of the hardware block diagram. This paper describes the design of that program.

References

[1]

C. G. Bell and A. Newell, Computer Structures: Readings and Examples. New York, New York: McGraw-Hill, 1971.

Digital Library

Google Scholar

[2]

M. R. Barbacci, "Instruction Set Processor Specifications (ISPS): The notation and its applications," IEEE Trans. Comp., Vol. C-30, No. 1, pp. 29-40, January 1981.

Google Scholar

[3]

M. R. Barbacci, The Design and Analysis of Instruction Set Processors. New York, New York: McGraw-Hill, 1982.

Digital Library

Google Scholar

[4]

C. W. Rose, G. M. Ordy, and P. J. Drongowski, "N.mPc: A Study in University-Industry Technology Transfer," IEEE Design and Test of Computers, Vol. 1, No. 1, pp. 44-56, February 1984.

Digital Library

Google Scholar

[5]

T. Uehara and M. Barbacci (ed.), Computer Hardware Description Languages and their Applications. Amsterdam: North-Holland, 1983.

Digital Library

Google Scholar

[6]

M. Persson, "Design of Software Tools for Microprogrammable Microprocessor," Microprocessors and their Applications: Fifth EUROMICRO Symposium on Microprocessing and Microprogramming, pp. 119-127, August 1979.

Google Scholar

[7]

J. L. Kelly, Jr., C. Lochbaum, and V. A. Vyssotsky, "A Block Diagram Compiler," Bell Syst. Tech. J., Vol. 40, No. 3, pp. 669-676, May 1961.

Crossref

Google Scholar

[8]

Alfred V. Aho, John E. Hopcroft, and Jeffrey D. Ullman, Data Structures and Algorithms. Reading, Massachusetts: Addison-Wesley, 1983.

Digital Library

Google Scholar

[9]

VAK-11 Symbolic Debugger Reference Manual. Maynard, Massachusetts: Digital Equipment Corporation, 1981.

Google Scholar

[10]

Bipolar Microprocessor Logic and Interface Data Book. Sunnyvale, California: Advanced Micro Devices, 1981.

Google Scholar

[11]

R. L. Whitelaw, private communication.

Google Scholar

Cited By

View all

Li NTang YXu SHabib S(1986)BBMSS: A bit-splice based microprogram simulation systemProceedings of the 19th annual workshop on Microprogramming10.1145/19551.19548(156-161)Online publication date: 1-Dec-1986
https://dl.acm.org/doi/10.1145/19551.19548
Li NTang YXu S(1986)BBMSS: A bit-splice based microprogram simulation systemACM SIGMICRO Newsletter10.1145/19530.1954817:4(156-161)Online publication date: 1-Dec-1986
https://dl.acm.org/doi/10.1145/19530.19548
Wahl NSchach SWinner RHabib S(1986)A dynamic very high-level debugger for low-level microprogramsProceedings of the 19th annual workshop on Microprogramming10.1145/19551.19547(148-155)Online publication date: 1-Dec-1986
https://dl.acm.org/doi/10.1145/19551.19547
Show More Cited By

Index Terms

A “metasimulator” for microcoded processors
1. Computer systems organization
  1. Embedded and cyber-physical systems
    1. Embedded systems
2. Hardware
  1. Hardware validation
    1. Functional verification
      1. Simulation and emulation

Recommendations

A “metasimulator” for microcoded processors
MICRO 17: Proceedings of the 17th annual workshop on Microprogramming

In a computer design project where software and hardware development proceed in parallel, it is essential that some form of simulation is available early so that the software can be breadboarded before the hardware is stable. The simulator must be ...
Microcoded reconfigurable embedded processors: current developments
Embedded processor design challenges

It is well-known that the main disadvantages associated with reconfigurable hardware are long reconfiguration latencies, high opcode space requirements, and complex decoder hardware. To overcome these disadvantages, we use microcode since it allows ...
Microcoded Reconfigurable Embedded Processors: Current Developments
Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOS

It is well-known that the main disadvantages associated with reconfigurable hardware are long reconfiguration latencies, high opcode space requirements, and complex decoder hardware. To overcome these disadvantages, we use microcode since it allows ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ACM SIGMICRO Newsletter Volume 15, Issue 4

MICRO 17: Proceedings of the Seventeenth Annual Microprogramming Workshop

Dec. 1984

302 pages

ISSN:1050-916X

DOI:10.1145/384281

Issue’s Table of Contents

MICRO 17: Proceedings of the 17th annual workshop on Microprogramming
December 1984
325 pages
Chairmen:
M. Carter,
R. A. Mueller

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 December 1984

Published in SIGMICRO Volume 15, Issue 4

Check for updates

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
161
Total Downloads

Downloads (Last 12 months)46
Downloads (Last 6 weeks)5

Reflects downloads up to 14 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Li NTang YXu SHabib S(1986)BBMSS: A bit-splice based microprogram simulation systemProceedings of the 19th annual workshop on Microprogramming10.1145/19551.19548(156-161)Online publication date: 1-Dec-1986
https://dl.acm.org/doi/10.1145/19551.19548
Li NTang YXu S(1986)BBMSS: A bit-splice based microprogram simulation systemACM SIGMICRO Newsletter10.1145/19530.1954817:4(156-161)Online publication date: 1-Dec-1986
https://dl.acm.org/doi/10.1145/19530.19548
Wahl NSchach SWinner RHabib S(1986)A dynamic very high-level debugger for low-level microprogramsProceedings of the 19th annual workshop on Microprogramming10.1145/19551.19547(148-155)Online publication date: 1-Dec-1986
https://dl.acm.org/doi/10.1145/19551.19547
Wahl NSchach SWinner R(1986)A dynamic very high-level debugger for low-level microprogramsACM SIGMICRO Newsletter10.1145/19530.1954717:4(148-155)Online publication date: 1-Dec-1986
https://dl.acm.org/doi/10.1145/19530.19547

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Abstract

References

Cited By

Index Terms

Recommendations