More Web Proxy on the site http://driver.im/

research-article

A Modular Heterogeneous Stack for Deploying FPGAs and CPUs in the Data Center

Authors:

Nariman Eskandari,

Paul ChowAuthors Info & Claims

FPGA '19: Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

Pages 262 - 271

https://doi.org/10.1145/3289602.3293909

Published: 20 February 2019 Publication History

Abstract

In this work we present a heterogeneous deployment stack, calledGalapagos, that includes the abstraction of individual nodes (FPGAsand CPUs), the communication protocols between nodes and theorchestration and connection of these nodes into clusters. The stackwe create is also highly modular, allowing users to explore a designspace in the implementation of their cluster such as different net-work protocols or communication layers. The communication layerwe have currently implemented within our hardware stack, calledHUMboldt, handles heterogeneous communication between multi-ple FPGAs and CPUs. We implementHUMboldtusing High-LevelSynthesis (HLS) to ensure functional portability of communicatingkernels, allowing us to prototype hardware kernels in software. Ourresults have shown that our modular approach to this heterogeneousdeployment stack has introduced very little area and latency over-head in the FPGAs and can still perform at line-rate, bottleneckedsolely by the network links connecting the nodes. Our results alsohighlight the scalability of our design as our performance remainslimited by the network links when the cluster size increases.

References

[1]

Andrew Putnam et al. A Reconfigurable Fabric for Accelerating Large-Scale Datacenter Services. ACM SIGARCH Computer Architecture News, 42(3):13--24, 2014.

Digital Library

[2]

Adrian Caulfield et al. Configurable Clouds. IEEE Micro, 37(3):52--61, 2017.

Digital Library

[3]

Naif Tarafdar et al. Galapagos: A Full Stack Approach to FPGA Integration in the Cloud. IEEE Micro, 38(6):18--24, Nov 2018.

[4]

Naif Tarafdar et al. Enabling Flexible Network FPGA Clusters in a Heterogeneous Cloud Data Center. In Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pages 237--246. ACM, 2017.

Digital Library

[5]

Naif Tarafdar et al. Heterogeneous Virtualized Network Function Framework for the Data Center. In Field Programmable Logic and Applications (FPL), 2017 27th International Conference on, pages 1--8. IEEE, 2017.

[6]

Henning Schulzrinne et al. Real Time Streaming Protocol (RTSP). Technical report, 1998.

Digital Library

[7]

Iraj Sodagar. The MPEG-Dash standard for multimedia streaming over the internet. IEEE MultiMedia, (4):62--67, 2011.

Digital Library

[8]

Marc Snir. MPI--the Complete Reference: the MPI Core, volume 1. MIT press, 1998.

Digital Library

[9]

Pieter Hintjens. ZeroMQ: Messaging for Many Applications . " O'Reilly Media, Inc.", 2013.

[10]

Kumar Rakesh et al. Open source solution for cloud computing platform using OpenStack. International Journal of Computer Science and Mobile Computing, 3(5):89--98, 2014.

[11]

Maxeler Technologies. MPC-X Series. https://www.maxeler.com/products/mpc-xseries, 2015.

[12]

Manuel Salda na et al. MPI as a programming model for high-performance reconfigurable computers. ACM Transactions on Reconfigurable Technology and Systems (TRETS), 3(4):22, 2010.

Digital Library

[13]

Alan D George et al. Novo-G#: Large-scale reconfigurable computing with direct and programmable interconnects. In High Performance Extreme Computing Conference (HPEC), 2016 IEEE, pages 1--7. IEEE, 2016.

[14]

AXI Xilinx. Reference Guide, UG761 (v13. 1). URL http://www. xilinx. com/support/documentation/ip documentation/ug761 axi reference guide. pdf, 2011.

[15]

D. Sidler et al. Scalable 10Gbps TCP/IP Stack Architecture for Reconfigurable Hardware. In 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines, pages 36--43, May 2015.

Digital Library

[16]

William Gropp et al. A High-Performance, Portable Implementation of the MPI Message Passing Interface Standard. Parallel Computing, volume=22, number=6, pages=789--828, year=1996, publisher=Elsevier .

Digital Library

[17]

Edgar Gabriel et al. Open MPI: Goals, Concept, and Design of a Next Generation MPI Implementation. In European Parallel Virtual Machine/Message Passing Interface Users' Group Meeting, pages 97--104. Springer, 2004.

[18]

Product Guide. LogiCORE IP Soft Error Mitigation Controller v3. 3. Xilinx Inc, 2016.

[19]

Alpha Data. Alpha Data 8k5 boards. https://www.alpha-data.com/dcp/products.php?product=adm-pcie-8k5, 2017.

Cited By

Maschi FAlonso G(2023)Strega: An HTTP Server for FPGAsACM Transactions on Reconfigurable Technology and Systems10.1145/361131217:1(1-27)Online publication date: 10-Oct-2023
https://dl.acm.org/doi/10.1145/3611312
Mazraeli MGao YChow P(2023)Partitioning Large-Scale, Multi-FPGA Applications for the Data Center2023 33rd International Conference on Field-Programmable Logic and Applications (FPL)10.1109/FPL60245.2023.00043(253-258)Online publication date: 4-Sep-2023
https://doi.org/10.1109/FPL60245.2023.00043
Bobda CMbongue JChow PEwais MTarafdar NVega JEguro KKoch DHandagala SLeeser MHerbordt MShahzad HHofste PRinglein BSzefer JSanaullah ATessier R(2022)The Future of FPGA Acceleration in Datacenters and the CloudACM Transactions on Reconfigurable Technology and Systems10.1145/350671315:3(1-42)Online publication date: 4-Feb-2022
https://dl.acm.org/doi/10.1145/3506713
Show More Cited By

Recommendations

High-Performance Heterogeneous Computing with the Convey HC-1

Unlike other socket-based reconfigurable coprocessors, the Convey HC-1 contains nearly 40 field-programmable gate arrays, scatter-gather memory modules, a high-capacity crossbar switch, and a fully coherent memory system.
FPGAs in the Cloud
FPGA '17: Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

Ever greater amounts of computing and storage are happening remotely in the cloud, and it is estimated that spending on public cloud services will grow by over 19%/year to $140B in 2019. Besides commodity processors, network and storage infrastructure, ...
Prototype implementation of array-processor extensible over multiple FPGAs for scalable stencil computation

This paper demonstrates and evaluates the performance and the scalability of the systolic computational-memory array (SCMA) for stencil computation, which is a typical computing kernel of scientific simulation. We describe the basic architecture of th ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

FPGA '19: Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

February 2019

360 pages

ISBN:9781450361378

DOI:10.1145/3289602

General Chair:
Kia Bazargan
Univ. of Minnesota, USA
,
Program Chair:
Stephen Neuendorffer
Xilinx, USA

Copyright © 2019 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 20 February 2019

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

FPGA '19

Sponsor:

SIGDA

FPGA '19: The 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

February 24 - 26, 2019

CA, Seaside, USA

Acceptance Rates

Overall Acceptance Rate 125 of 627 submissions, 20%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

17
Total Citations
View Citations
474
Total Downloads

Downloads (Last 12 months)23
Downloads (Last 6 weeks)0

Reflects downloads up to 02 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Maschi FAlonso G(2023)Strega: An HTTP Server for FPGAsACM Transactions on Reconfigurable Technology and Systems10.1145/361131217:1(1-27)Online publication date: 10-Oct-2023
https://dl.acm.org/doi/10.1145/3611312
Mazraeli MGao YChow P(2023)Partitioning Large-Scale, Multi-FPGA Applications for the Data Center2023 33rd International Conference on Field-Programmable Logic and Applications (FPL)10.1109/FPL60245.2023.00043(253-258)Online publication date: 4-Sep-2023
https://doi.org/10.1109/FPL60245.2023.00043
Bobda CMbongue JChow PEwais MTarafdar NVega JEguro KKoch DHandagala SLeeser MHerbordt MShahzad HHofste PRinglein BSzefer JSanaullah ATessier R(2022)The Future of FPGA Acceleration in Datacenters and the CloudACM Transactions on Reconfigurable Technology and Systems10.1145/350671315:3(1-42)Online publication date: 4-Feb-2022
https://dl.acm.org/doi/10.1145/3506713
Eran HFudim MMalka GShalom GCohen NHermony ALevi DLiss LSilberstein MFalsafi BFerdman MLu SWenisch T(2022)FlexDriver: a network driver for your acceleratorProceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3503222.3507776(1115-1129)Online publication date: 28-Feb-2022
https://dl.acm.org/doi/10.1145/3503222.3507776
Minhas UWoods RNikolopoulos DKarakonstantis G(2022)Efficient, Dynamic Multi-Task Execution on FPGA-Based Computing SystemsIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2021.310115333:3(710-722)Online publication date: 1-Mar-2022
https://doi.org/10.1109/TPDS.2021.3101153
Hironaka KIizuka KAmano H(2022)A Message Passing Interface Library for High-Level Synthesis on Multi-FPGA Systems2022 IEEE 15th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC)10.1109/MCSoC57363.2022.00017(45-52)Online publication date: Dec-2022
https://doi.org/10.1109/MCSoC57363.2022.00017
Suzuki HTakahashi WWakabayashi KAmano H(2021)A programming environment for multi-FPGA systems based on CyberWorkBenchProceedings of the 11th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies10.1145/3468044.3468049(1-6)Online publication date: 21-Jun-2021
https://dl.acm.org/doi/10.1145/3468044.3468049
He ZParravicini DPetrica LO'Brien KAlonso GBlott M(2021)ACCL: FPGA-Accelerated Collectives over 100 Gbps TCP-IP2021 IEEE/ACM International Workshop on Heterogeneous High-performance Reconfigurable Computing (H2RC)10.1109/H2RC54759.2021.00009(33-43)Online publication date: Nov-2021
https://doi.org/10.1109/H2RC54759.2021.00009
He ZKorolija DAlonso G(2021)EasyNet: 100 Gbps Network for HLS2021 31st International Conference on Field-Programmable Logic and Applications (FPL)10.1109/FPL53798.2021.00040(197-203)Online publication date: Aug-2021
https://doi.org/10.1109/FPL53798.2021.00040
Ringlein BAbel FDiamantopoulos DWeiss BHagleitner CReichenbach MFey D(2021)A Case for Function-as-a-Service with Disaggregated FPGAs2021 IEEE 14th International Conference on Cloud Computing (CLOUD)10.1109/CLOUD53861.2021.00047(333-344)Online publication date: Sep-2021
https://doi.org/10.1109/CLOUD53861.2021.00047
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten