More Web Proxy on the site http://driver.im/

research-article

Plug&Chip: A Framework for Supporting Rapid Prototyping of 3D Hybrid Virtual SoCs

Authors:

Dionysios Diamantopoulos,

Efstathios Sotiriou-Xanthopoulos,

Kostas Siozios,

George Economakos,

Dimitrios SoudrisAuthors Info & Claims

ACM Transactions on Embedded Computing Systems (TECS), Volume 13, Issue 5s

Article No.: 168, Pages 1 - 25

https://doi.org/10.1145/2661634

Published: 15 December 2014 Publication History

Abstract

In the embedded system domain there is a continuous demand towards providing higher flexibility for application development. This trend strives for virtual prototyping solutions capable of performing fast system simulation. Among other benefits, such a solution supports concurrent hardware/software system design by enabling to start developing, testing, and validating the embedded software substantially earlier than has been possible in the past. Towards this direction, throughout this article we introduce a new framework, named Plug&Chip, targeting to support rapid prototyping of 2D and 3D digital systems. In contrast to other relevant approaches, our solution provides higher flexibility by enabling incremental system design, while also handling platforms developed with the usage of 3D integration technology.

References

[1]

Altera. 2013. Altera virtual target. http://www.altera.com/devices/processor/arm/cortex-a9/virtual-target/proc-a9-virtual-target.html.

[2]

Tom Borgstrom, Eshel Haritan, Ron Wilson, David Abada, Andrew Dauman, Ramesh Chandra, Olivier Mielo, Chuck Cruse, and Achim Nohl. 2009. System prototypes: Virtual, hardware or hybrid&quest; In Proceedings of the 46^th Annual Design Automation Conference (DAC'09). ACM Press, New York, 1--3.

Digital Library

[3]

Cadence. 2013. Cadence 3D-IC solution. http://www.cadence.com/solutions/3dic/Pages/default.aspx.

[4]

Dionysios Diamantopoulos, Konstantinos Siozios, Georgios Lentaris, Dimitrios Soudris, and Marcos A. Rodrigalvarez. 2012. SPARTAN project: On profiling computer vision algorithms for rover navigation. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS'12). 174--181.

[5]

Stefan Valentin Gheorghita, Martin Palkovic, Juan Hamers, Arnout Vandecappelle, Stelios Mamagkakis, Twan Basten, Lieven Eeckhout, Henk Corporaal, Francky Catthoor, Frederik Vandeputte, and Koen De Bosschere. 2009. System-scenario-based design of dynamic embedded systems. ACM Trans. Des. Autom. Electron. Syst. 14, 1.

Digital Library

[6]

Subhash Gupta, Mark Hilbert, Sangki Hong, and Robert Patti. 2004. Techniques for producing 3D ICs with high-density interconnect. In Proceedings of the VLSI Multi-Level Interconnection Conference. 93--97.

[7]

Matthew R. Guthaus, Jeffery S. Ringenberg, Daniel Ernst, Todd M. Austin, Trevor Mudge, and Richard B. Brown. 2001. MiBench: A free, commercially representative embedded benchmark suite. In Proceedings of the IEEE International Workshop on Workload Characterization (WWC'01). IEEE Computer Society, 3--14.

Digital Library

[8]

Haps. 2013. Synopsys high-performance asic prototyping systems. http://www.synopsys.com/Systems/FPGABasedPrototyping/Pages/HAPS.aspx.

[9]

Ip-Xact. 2013. IP-XACT technical committee. http://www.accellera.org/activities/committees/ip-xact/.

[10]

Itrs. 2012. International technology roadmap for semiconductors. http://www.itrs.net.

[11]

Jovana Jovic, Sergey Yakoushkin, Luis Murillo, Juan Eusse, Rainer Leupers, and Gerd Ascheid. 2012. Hybrid simulation for extensible processor cores. In Proceedings of the Design, Automation, and Test in Europe Conference (DATE'12). 288--291.

Digital Library

[12]

Ioannis Kostavelis, Lazaros Nalpantidis, Evangelos Boukas, Marcos Aviles Rodrigalvarez, Ioannis Stamoulias, George Lentaris, Dionysios Diamantopoulos, Kostas Siozios, Dimitrios Soudris, and Antonios Gasteratos. 2014. SPARTAN: Developing a vision system for future autonomous space exploration robots. J. Field Robot. 31, 1, 107--140.

[13]

OpenCores. 2013. Ethernet MAC 10/100 mbps. http://opencores.org/project,ethmac.

[14]

OpenRisc. 2012. OpenRISC 1000 project main page. http://opencores.org/or1k/MainPage.

[15]

OVP. 2013. Open virtual platforms (OVP). http://www.ovpworld.org.

[16]

Vasilis F. Pavlidis and Eby G. Friedman. 2010. Three-dimensional Integrated Circuit Design. Morgan Kaufmann, San Fransisco.

[17]

QEMU. 2011. 1^st International QEMU users forum. http://adt.cs.upb.de/quf/.

[18]

R3Logic. 2013. R3Logic. http://www.r3logic.com/.

[19]

Ioannis Savidis, Syed M. Alam, Ankur Jain, Scott Pozder, Robert E. Jones, and Ritwik Chatterjee. 2010. Electrical modeling and characterization of through-silicon vias (tsvs) for 3-D integrated circuits. Microelectron. J. 41, 1, 9--16.

Digital Library

[20]

SCE-MI. 2011. Standard co-emulation modeling interface (sce-mi) reference manual. http://www.accellera.org/downloads/standards/sce-mi/SCE_MI_v21-110112-final.pdf.

[21]

Navaratnasothie Selvakkumaran and George Karypis. 2003. Multi-objective hypergraph partitioning algorithms for cut and maximum subdomain degree minimization. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD'03). IEEE Computer Society, 726--733.

Digital Library

[22]

Kostas Siozios and Dimitrios Soudris. 2011. A tabu-based partitioning and layer assignment algorithm for 3-D FPGAs. Embedd. Syst. Lett. 3, 3, 97--100.

Digital Library

[23]

Spartan. 2013. http://proteas.microlab.ntua.gr/spartan.

[24]

Xilinx. 2013a. Xilinx hybrid co-simulation flow quick reference. http://www.xilinx.com/tools/feature/141isim_hw_cosim_qrg.pdf.

[25]

Xilinx. 2013b. Xilinx isim rtl simulator. http://www.xilinx.com/tools/isim.htm.

[26]

Tse-Chen Yeh, Zin-Yuan Lin, and Ming-Chao Chiang. 2011. A novel technique for making qemu an instruction set simulator for co-simulation with System C. In Proceedings of the International MultiConference of Engineers and Computer Scientists (IMECS'11). Vol. I. 288--291.

Cited By

Rana SChicone RRana SChicone R(2025)Gamification and Immersive Learning with AIFortifying the Future10.1007/978-3-031-81780-9_3(51-75)Online publication date: 1-Jan-2025
https://doi.org/10.1007/978-3-031-81780-9_3
Ferikoglou AKokkinis ADanopoulos DOroutzoglou INanos AKaranastasis SSipos MGhotbi JVegas Olmos JMasouros DSiozios K(2023)The SERRANO platform: Stepping towards seamless application development & deployment in the heterogeneous edge-cloud continuum2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE56975.2023.10137039(1-4)Online publication date: Apr-2023
https://doi.org/10.23919/DATE56975.2023.10137039
Kretsis AKokkinos PSoumplis POlmos JFeher MSipos MLucani DKhabi DMasouros DSiozios KBourgos PTsekeridou SZyulkyarov FKaranastasis EChondrogiannis EAndronikou VGomez APanica SIuhasz GNanos AChalios CVarvarigos M(2021)SERRANO: Transparent Application Deployment in a Secure, Accelerated and Cognitive Cloud Continuum2021 IEEE International Mediterranean Conference on Communications and Networking (MeditCom)10.1109/MeditCom49071.2021.9647689(55-60)Online publication date: 7-Sep-2021
https://doi.org/10.1109/MeditCom49071.2021.9647689
Show More Cited By

Index Terms

Plug&Chip: A Framework for Supporting Rapid Prototyping of 3D Hybrid Virtual SoCs
1. Computer systems organization
  1. Architectures
    1. Other architectures
      1. Heterogeneous (hybrid) systems
2. Hardware
  1. Emerging technologies
  2. Hardware validation
    1. Functional verification
      1. Simulation and emulation

Recommendations

Microkernel dedicated for dynamic partial reconfiguration on ARM-FPGA platform
Special Issue on the 4th Embedded Operating Systems Workshop (EWiLi 2014)

This paper describes the first implementation of a custom micro-kernel on a ARM-FPGA platform capable of managing reconfigurable hardware parts dynamically. After describing the structure of the proposed micro-kernel, we will focus on a custom specific ...
NEROvideo: a general-purpose CNN-UM video processing system

Emulations of cellular nonlinear networks (CNN) on digital reconfigurable hardware have proved to be adequate for highly-efficient computation of massive data, exceeding the accuracy and flexibility of full-custom designs. Based on a recently-proposed ...
Run-time self-reconfigurable 2D convolver for adaptive image processing

Two-dimensional (2D) convolution is a basic operation in digital signal processing, especially in image and video applications. Although its computation is conceptually simple, a sum of products of constants by variables, its implementation is highly ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Transactions on Embedded Computing Systems

ACM Transactions on Embedded Computing Systems Volume 13, Issue 5s

Special Issue on Risk and Trust in Embedded Critical Systems, Special Issue on Real-Time, Embedded and Cyber-Physical Systems, Special Issue on Virtual Prototyping of Parallel and Embedded Systems (ViPES)

November 2014

501 pages

ISSN:1539-9087

EISSN:1558-3465

DOI:10.1145/2660459

Editor:
Sandeep K. Shukla
Virginia Tech, USA

Issue’s Table of Contents

Copyright © 2014 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 15 December 2014

Accepted: 01 August 2014

Revised: 01 January 2014

Received: 01 June 2013

Published in TECS Volume 13, Issue 5s

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Funding Sources

ENIAC-2010-1 TOISE project

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
169
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 06 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Rana SChicone RRana SChicone R(2025)Gamification and Immersive Learning with AIFortifying the Future10.1007/978-3-031-81780-9_3(51-75)Online publication date: 1-Jan-2025
https://doi.org/10.1007/978-3-031-81780-9_3
Ferikoglou AKokkinis ADanopoulos DOroutzoglou INanos AKaranastasis SSipos MGhotbi JVegas Olmos JMasouros DSiozios K(2023)The SERRANO platform: Stepping towards seamless application development & deployment in the heterogeneous edge-cloud continuum2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE56975.2023.10137039(1-4)Online publication date: Apr-2023
https://doi.org/10.23919/DATE56975.2023.10137039
Kretsis AKokkinos PSoumplis POlmos JFeher MSipos MLucani DKhabi DMasouros DSiozios KBourgos PTsekeridou SZyulkyarov FKaranastasis EChondrogiannis EAndronikou VGomez APanica SIuhasz GNanos AChalios CVarvarigos M(2021)SERRANO: Transparent Application Deployment in a Secure, Accelerated and Cognitive Cloud Continuum2021 IEEE International Mediterranean Conference on Communications and Networking (MeditCom)10.1109/MeditCom49071.2021.9647689(55-60)Online publication date: 7-Sep-2021
https://doi.org/10.1109/MeditCom49071.2021.9647689
Marantos CSiozios KSoudris D(2020)Rapid Prototyping of Low-Complexity Orchestrator Targeting CyberPhysical Systems: The Smart-Thermostat UsecaseIEEE Transactions on Control Systems Technology10.1109/TCST.2019.292231428:5(1831-1845)Online publication date: Sep-2020
https://doi.org/10.1109/TCST.2019.2922314
Koutras IMaragos KDiamantopoulos DSiozios KSoudris D(2017)On supporting rapid prototyping of embedded systems with reconfigurable architecturesIntegration10.1016/j.vlsi.2017.02.00758(91-100)Online publication date: Jun-2017
https://doi.org/10.1016/j.vlsi.2017.02.007
Zompakis NSiozios K(2015)A framework for reducing the modeling and simulation complexity of Cyberphysical Systems2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)10.1109/SAMOS.2015.7363699(360-365)Online publication date: Jul-2015
https://doi.org/10.1109/SAMOS.2015.7363699
Sotiriou-Xanthopoulos EXydis SSiozios KEconomakos GSoudris D(2015)Rapid prototyping and Design Space Exploration methodologies for many-accelerator systems2015 25th International Conference on Field Programmable Logic and Applications (FPL)10.1109/FPL.2015.7293990(1-2)Online publication date: Sep-2015
https://doi.org/10.1109/FPL.2015.7293990

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents