More Web Proxy on the site http://driver.im/

research-article

A unifying view of loosely time-triggered architectures

Authors:

Albert Benveniste,

Anne Bouillard,

Paul CaspiAuthors Info & Claims

EMSOFT '10: Proceedings of the tenth ACM international conference on Embedded software

Pages 189 - 198

https://doi.org/10.1145/1879021.1879047

Published: 24 October 2010 Publication History

Abstract

Cyber-Physical Systems require distributed architectures to support safety critical real-time control. Kopetz' Time-Triggered Architectures (TTA) have been proposed as both an architecture and a comprehensive paradigm for systems architecture, for such systems. To relax the strict requirements on synchronization imposed by TTA, Loosely Time-Triggered Architectures (LTTA) have been recently proposed. In LTTA, computation and communication units at all triggered by autonomous, non synchronized, clocks. Communication media act as shared memories between writers and readers and communication is non blocking. In this paper we pursue our previous work by providing a unified presentation of the two variants of LTTA (token- and time-based), with simplified analyses. We compare these two variants regarding performance and robustness and we provide ways to combine them.

References

[1]

"Extended version of this paper," 2010, http://www.irisa.fr/distribcom/benveniste/pub/LTTAEmsoft2010Appendix.pdf.

[2]

A. Benveniste and P. Caspi and M. di Natale and C. Pinello and A. Sangiovanni-Vincentelli and S. Tripakis, "Loosely Time-Triggered Architectures based on Communication-by-Sampling," in EMSOFT, 2007, pp. 231--239.

Digital Library

[3]

K.-E. Årzén, "Timing analysis and simulation tools for real-time control," in Formal Modeling and Analysis of Timed Systems, ser. LNCS, P. Pettersson and W. Yi, Eds. Springer, 2005, vol. 3829.

Digital Library

[4]

F. c. Baccelli, G. Cohen, G. J. Olsder, and J.-P. Quadrat, Synchronization and linearity: An Algebra for Discrete Event Systems. Wiley, 1992.

[5]

A. Benveniste, "Loosely Time-Triggered Architectures for Cyber-Physical Systems," in DATE, 2010.

Digital Library

[6]

A. Benveniste, P. Caspi, P. L. Guernic, H. Marchand, J.-P. Talpin, and S. Tripakis, "A protocol for loosely time-triggered architectures." in EMSOFT, 2002, pp. 252--265.

Digital Library

[7]

L. P. Carloni, "The role of back-pressure in implementing latency-insensitive systems," Electr. Notes Theor. Comput. Sci., vol. 146, no. 2, pp. 61--80, 2006.

Digital Library

[8]

L. P. Carloni, K. L. McMillan, and A. L. Sangiovanni-Vincentelli, "Theory of latency-insensitive design," IEEE Trans. on CAD of Integrated Circuits and Systems, vol. 20, no. 9, pp. 1059--1076, 2001.

Digital Library

[9]

P. Caspi and A. Benveniste, "Time-robust discrete control over networked loosely time-triggered architectures," in IEEE Control and Decision Conference, December 2008.

[10]

J. Cortadella and M. Kishinevsky, "Synchronous elastic circuits with early evaluation and token counterflow," in DAC, 2007, pp. 416--419.

Digital Library

[11]

J. Cortadella, A. Kondratyev, L. Lavagno, and C. P. Sotiriou, "Desynchronization: Synthesis of asynchronous circuits from synchronous specifications," IEEE Trans. on CAD of Integrated Circuits and Systems, vol. 25, no. 10, pp. 1904--1921, 2006.

Digital Library

[12]

R. Cuninghame-Green, Minimax Algebras, ser. Lecture notes in economics and mathematical systems. Springer Verlag, 1979, vol. 166.

[13]

M. Gondran and M. Minoux, Graphs, Dioids and Semirings, ser. Interface series. Springer Verlag, 2008, vol. 41.

[14]

K. C. Gorgônio, J. Cortadella, F. Xia, and A. Yakovlev, "Automating synthesis of asynchronous communication mechanisms," Fundam. Inform., vol. 78, no. 1, pp. 75--100, 2007.

Digital Library

[15]

G. Kahn, "The semantics of a simple language for parallel programming," in Information Processing 74, Proceedings of IFIP Congress 74. Stockholm, Sweden: North-Holland, 1974.

[16]

H. Kopetz, Real-Time Systems. Kluwer Academic Publishers, 1997.

[17]

"The complexity challenge in embedded system design," in ISORC, 2008, pp. 3--12.

Digital Library

[18]

C. Kossentini and P. Caspi, "Approximation, sampling and voting in hybrid computing systems." in HSCC, 2006, pp. 363--376.

Digital Library

[19]

M. di Natale and A. Sangiovanni-Vincentelli, "Moving from Federated to Integrated Architectures: the role of standards, methods, and tools," Proc. of the IEEE, vol. 98, no. 4, pp. 603--620, 2010.

[20]

J. Romberg and A. Bauer, "Loose synchronization of event-triggered networks for distribution of synchronous programs." in EMSOFT, 2004, pp. 193--202.

Digital Library

[21]

P. Traverse, I. Lacaze, and J. Souyris, "Airbus fly-by-wire: A total approach to dependability," in IFIP World Congress, Toulouse. IFIP, 2004.

[22]

S. Tripakis, C. Pinello, A. Benveniste, A. L. Sangiovanni-Vincentelli, P. Caspi, and M. D. Natale, "Implementing synchronous models on loosely time triggered architectures," IEEE Trans. Computers, vol. 57, no. 10, pp. 1300--1314, 2008.

Digital Library

Cited By

Bae KÖlveczky P(2021)MSYNC: A Generalized Formal Design Pattern for Virtually Synchronous Multirate Cyber-physical SystemsACM Transactions on Embedded Computing Systems10.1145/347703620:5s(1-26)Online publication date: 17-Sep-2021
https://dl.acm.org/doi/10.1145/3477036
Radanliev PDe Roure DPage KNurse JMantilla Montalvo RSantos OMaddox LBurnap P(2020)Cyber risk at the edge: current and future trends on cyber risk analytics and artificial intelligence in the industrial internet of things and industry 4.0 supply chainsCybersecurity10.1186/s42400-020-00052-83:1Online publication date: 2-Jun-2020
https://doi.org/10.1186/s42400-020-00052-8
Radanliev PDe Roure DWalton RVan Kleek MMontalvo RMaddox LSantos OBurnap PAnthi E(2020)Artificial intelligence and machine learning in dynamic cyber risk analytics at the edgeSN Applied Sciences10.1007/s42452-020-03559-42:11Online publication date: 6-Oct-2020
https://doi.org/10.1007/s42452-020-03559-4
Show More Cited By

Index Terms

A unifying view of loosely time-triggered architectures

Recommendations

Loosely Time-Triggered Architectures: Improvements and Comparisons
Special Issue on ESWEEK2015 and Regular Papers

Loosely Time-Triggered Architectures (LTTAs) are a proposal for constructing distributed embedded control systems. They build on the quasi-periodic architecture, where computing units execute nearly periodically, by adding a thin layer of middleware ...
Loosely time-triggered architectures based on communication-by-sampling
EMSOFT '07: Proceedings of the 7th ACM & IEEE international conference on Embedded software

We address the problem of mapping a set of processes which communicate synchronously on a distributed platform. The Time Triggered Architecture (TTA) proposed by Kopetz for the communication mechanism of a distributed platform offers a direct mapping ...
Loosely time-triggered architectures for cyber-physical systems
DATE '10: Proceedings of the Conference on Design, Automation and Test in Europe

Cyber-Physical Systems require distributed architectures to support safety critical real-time control. Kopetz' Time-Triggered Architectures (TTA) have been proposed as both an architecture and a comprehensive paradigm for systems architecture, for such ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

EMSOFT '10: Proceedings of the tenth ACM international conference on Embedded software

October 2010

318 pages

ISBN:9781605589046

DOI:10.1145/1879021

Program Chairs:
Luca Carloni
Columbia University, USA
,
Stavros Tripakis
University of California, Berkeley, USA

Copyright © 2010 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

In-Cooperation

CEDA
IEEE CAS
IEEE CS

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 24 October 2010

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ESWeek '10

Sponsor:

ESWeek '10: Sixth Embedded Systems Week

October 24 - 29, 2010

Arizona, Scottsdale, USA

Acceptance Rates

Overall Acceptance Rate 60 of 203 submissions, 30%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

22
Total Citations
View Citations
204
Total Downloads

Downloads (Last 12 months)8
Downloads (Last 6 weeks)1

Reflects downloads up to 14 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Bae KÖlveczky P(2021)MSYNC: A Generalized Formal Design Pattern for Virtually Synchronous Multirate Cyber-physical SystemsACM Transactions on Embedded Computing Systems10.1145/347703620:5s(1-26)Online publication date: 17-Sep-2021
https://dl.acm.org/doi/10.1145/3477036
Radanliev PDe Roure DPage KNurse JMantilla Montalvo RSantos OMaddox LBurnap P(2020)Cyber risk at the edge: current and future trends on cyber risk analytics and artificial intelligence in the industrial internet of things and industry 4.0 supply chainsCybersecurity10.1186/s42400-020-00052-83:1Online publication date: 2-Jun-2020
https://doi.org/10.1186/s42400-020-00052-8
Radanliev PDe Roure DWalton RVan Kleek MMontalvo RMaddox LSantos OBurnap PAnthi E(2020)Artificial intelligence and machine learning in dynamic cyber risk analytics at the edgeSN Applied Sciences10.1007/s42452-020-03559-42:11Online publication date: 6-Oct-2020
https://doi.org/10.1007/s42452-020-03559-4
Radanliev PDe Roure DNurse JMantilla Montalvo RCannady SSantos OMaddox LBurnap PMaple C(2020)Future developments in standardisation of cyber risk in the Internet of Things (IoT)SN Applied Sciences10.1007/s42452-019-1931-02:2Online publication date: 8-Jan-2020
https://doi.org/10.1007/s42452-019-1931-0
Breaban GStuijk SGoossens K(2018)A Unified Programming Model for Time- and Data-Driven Embedded Applications2018 26th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP)10.1109/PDP2018.2018.00013(26-33)Online publication date: Mar-2018
https://doi.org/10.1109/PDP2018.2018.00013
Hirschler BJakovljevic M(2017)Secure Deterministic L2/L3 Ethernet Networking for Integrated ArchitecturesSAE Technical Paper Series10.4271/2017-01-2103Online publication date: 19-Sep-2017
https://doi.org/10.4271/2017-01-2103
Baudart GBenveniste ABourke T(2016)Loosely Time-Triggered ArchitecturesACM Transactions on Embedded Computing Systems10.1145/293218915:4(1-26)Online publication date: 2-Aug-2016
https://dl.acm.org/doi/10.1145/2932189
Jebali FLang FMateescu R(2016)Formal modelling and verification of GALS systems using GRL and CADPFormal Aspects of Computing10.1007/s00165-016-0373-328:5(767-804)Online publication date: 1-Sep-2016
https://dl.acm.org/doi/10.1007/s00165-016-0373-3
Baudart GBenveniste ABourke TGirault AGuan N(2015)Loosely time-triggered architecturesProceedings of the 12th International Conference on Embedded Software10.5555/2830865.2830875(85-94)Online publication date: 4-Oct-2015
https://dl.acm.org/doi/10.5555/2830865.2830875
Jakovljevic MRadke J(2015)Design and Verification for Complex Deterministic Ethernet Networks in IMA SystemsSAE Technical Paper Series10.4271/2015-01-2527Online publication date: 15-Sep-2015
https://doi.org/10.4271/2015-01-2527
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents