More Web Proxy on the site http://driver.im/

research-article

Hardware support for WCET analysis of hard real-time multicore systems

Authors:

Marco Paolieri,

Eduardo Quiñones,

Francisco J. Cazorla,

Guillem Bernat,

Mateo ValeroAuthors Info & Claims

ISCA '09: Proceedings of the 36th annual international symposium on Computer architecture

Pages 57 - 68

https://doi.org/10.1145/1555754.1555764

Published: 20 June 2009 Publication History

Abstract

The increasing demand for new functionalities in current and future hard real-time embedded systems like automotive, avionics and space industries is driving an increase in the performance required in embedded processors. Multicore processors represent a good design solution for such systems due to their high performance, low cost and power consumption characteristics. However, hard real-time embedded systems require time analyzability and current multicore processors are less analyzable than single-core processors due to the interferences between different tasks when accessing shared hardware resources. In this paper we propose a multicore architecture with shared resources that allows the execution of applications with hard real-time and non hard real-time constraints at the same time, providing time analizability for the hard real-time tasks so that they can meet their deadlines. Moreover our architecture proposal provides high-performance for the non hard real-time tasks.

References

[1]

MERASA EU-FP7 Project: www.merasa.org, 2007. RapiTime: Worst-case execution time analysis. User Guide.

[2]

Rapita Systems. Ltd., 2007.

[3]

B. Akesson, K. Goossens, and M. Ringhofer. Predator: a predictable SDRAM memory controller. In CODES+ISSS, Salzburg, Austria, 2007.

Digital Library

[4]

A. Andrei, P. Eles, Z. Peng, and J. Rosen. Predictable implementation of real-time applications on multiprocessor systems-on-chip. In VLSID, Hyderabad, India, 2008.

Digital Library

[5]

G. Bernat, A. Colin, and S. Petters. WCET analysis of probabilistic hard real-time systems. In RTSS, USA, 2002.

Digital Library

[6]

B. D. Bui, M. Caccamo, L. Sha, and J. Martinez. Impact of cache partitioning on multi-tasking real time embedded systems. RTCSA, Kaohsiung, Taiwan, 2008.

Digital Library

[7]

D. Chiou, P. Jain, S. Devadas, and L. Rudolph. Dynamic cache partitioning via columnization. In DAC, Los Angeles, CA, USA, 2000.

[8]

K. De Bosschere, W. Luk, X. Martorell, N. Navarro, M. O'boyle, D. Pnevmatikatos, A. Ramirez, P. Sainrat,

[9]

A. Seznec, P. Stenstrom, and O. Temam. High-performance embedded architecture and compilation roadmap. 2007. A. El-Haj-Mahmoud, A. S. AL-Zawawi, A. Anantaraman, and E. Rotenberg. Virtual multiprocessor: an analyzable, high-performance architecture for real-time computing. In CASES, San Francisco, CA, USA, 2005.

[10]

A. El-Haj-Mahmoud and E. Rotenberg. Safely exploiting multithreaded processors to tolerate memory latency in real-time systems. In CASES, Washington DC, USA, 2004.

Digital Library

[11]

Infineon. Tricore 1. 32-bit Unified Processor Core v1.3, 2005.

[12]

I. A. Khatib, F. Poletti, D. Bertozzi, L. Benini, M. Bechara, H. Khalifeh, A. Jantsch, and R. Nabiev. A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: architectural design space exploration. In DAC, San Francisco, CA, 2006.

Digital Library

[13]

T. Lundqvist and P. Stenstrom. Timing anomalies in dynamically scheduled microprocessors. In RTSS, Phoenix, AZ, USA, 1999.

Digital Library

[14]

R. Pellizzoni and M. Caccamo. Toward the predictable integration of real-time COTS based systems. In RTSS, Tucson, Arizona, USA, 2007.

Digital Library

[15]

J. Poovey. Characterization of the EEMBC Benchmark Suite. North Carolina State University, 2007.

[16]

I. Puaut and C. Pais. Scratchpad memories vs locked caches in hard real-time systems: a qualitative and quantitative comparison. Technical report, IRISA, Paris, France, 2006.

[17]

J. Rosen, A. Andrei, P. Eles, and Z. Peng. Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip. In RTSS, Tucson, Arizona, USA, 2007.

Digital Library

[18]

Tasking. Tricore v2.2 C Compiler, Assembler, Linker Reference Manual, 2005.

[19]

L. Thiele and R. Wilhelm. Design for time-predictability. In Design of Systems with Predictable Behaviour, 2004.

[20]

S. Uhrig, S. Maier, and T. Ungerer. Toward a processor core for real-time capable autonomic systems. In Proc. ISSPIT, Athens, Greece, 2005.

Cited By

Serrano-Cases AMezzetti EAbella JCazorla F(2024)Achieving Flexible Performance Isolation on the AMD Xilinx Zynq UltraScale+2024 27th Euromicro Conference on Digital System Design (DSD)10.1109/DSD64264.2024.00045(282-290)Online publication date: 28-Aug-2024
https://doi.org/10.1109/DSD64264.2024.00045
Razilov VWittig RMatúš EFettweis G(2024)Access Interval Prediction by Partial Matching for Tightly Coupled Memory SystemsInternational Journal of Parallel Programming10.1007/s10766-024-00764-152:1-2(3-19)Online publication date: 1-Apr-2024
https://dl.acm.org/doi/10.1007/s10766-024-00764-1
Maroun ESchoeberl MPuschner P(2023)Compiler-Directed Constant Execution Time on Flat Memory Systems2023 IEEE 26th International Symposium on Real-Time Distributed Computing (ISORC)10.1109/ISORC58943.2023.00019(64-75)Online publication date: May-2023
https://doi.org/10.1109/ISORC58943.2023.00019
Show More Cited By

Index Terms

Hardware support for WCET analysis of hard real-time multicore systems
1. Computer systems organization

Recommendations

Hardware support for WCET analysis of hard real-time multicore systems

The increasing demand for new functionalities in current and future hard real-time embedded systems like automotive, avionics and space industries is driving an increase in the performance required in embedded processors. Multicore processors represent ...
A Survey of WCET Analysis of Real-Time Operating Systems
ICESS '09: Proceedings of the 2009 International Conference on Embedded Software and Systems

Timing correctness of hard real-time systems is guaranteed by schedulability analysis and worst-case execution time (WCET) analysis of programs. Traditional WCET analysis mainly deals with application programs and has achieved success in industry. ...
Timing effects of DDR memory systems in hard real-time multicore architectures: Issues and solutions
Special section on ESTIMedia'12, LCTES'11, rigorous embedded systems design, and multiprocessor system-on-chip for cyber-physical systems

Multicore processors are an effective solution to cope with the performance requirements of real-time embedded systems due to their good performance-per-watt ratio and high performance capabilities. Unfortunately, their use in integrated architectures ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ISCA '09: Proceedings of the 36th annual international symposium on Computer architecture

June 2009

510 pages

ISBN:9781605585260

DOI:10.1145/1555754

General Chair:
Steve Keckler
University of Texas at Austin
,
Program Chair:
Luiz André Barroso
Google Inc.

ACM SIGARCH Computer Architecture News Volume 37, Issue 3
June 2009
495 pages
ISSN:0163-5964
DOI:10.1145/1555815
Issue’s Table of Contents

Copyright © 2009 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 20 June 2009

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ISCA '09

Sponsor:

ISCA '09: The 36th Annual International Symposium on Computer Architecture

June 20 - 24, 2009

TX, Austin, USA

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Sponsor:
sigarch

The 52nd Annual International Symposium on Computer Architecture

June 21 - 25, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

201
Total Citations
View Citations
1,610
Total Downloads

Downloads (Last 12 months)26
Downloads (Last 6 weeks)6

Reflects downloads up to 18 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Serrano-Cases AMezzetti EAbella JCazorla F(2024)Achieving Flexible Performance Isolation on the AMD Xilinx Zynq UltraScale+2024 27th Euromicro Conference on Digital System Design (DSD)10.1109/DSD64264.2024.00045(282-290)Online publication date: 28-Aug-2024
https://doi.org/10.1109/DSD64264.2024.00045
Razilov VWittig RMatúš EFettweis G(2024)Access Interval Prediction by Partial Matching for Tightly Coupled Memory SystemsInternational Journal of Parallel Programming10.1007/s10766-024-00764-152:1-2(3-19)Online publication date: 1-Apr-2024
https://dl.acm.org/doi/10.1007/s10766-024-00764-1
Maroun ESchoeberl MPuschner P(2023)Compiler-Directed Constant Execution Time on Flat Memory Systems2023 IEEE 26th International Symposium on Real-Time Distributed Computing (ISORC)10.1109/ISORC58943.2023.00019(64-75)Online publication date: May-2023
https://doi.org/10.1109/ISORC58943.2023.00019
Hessien SHassan M(2022) PISCOT: A Pipelined Split-Transaction COTS-Coherent Bus for Multi-Core Real-Time SystemsACM Transactions on Embedded Computing Systems10.1145/355697522:1(1-27)Online publication date: 29-Oct-2022
https://dl.acm.org/doi/10.1145/3556975
Segarra JMarti-Campoy A(2022)Improving the Configuration of the Predictable ACDC Data Cache for Real-Time SystemsIEEE Access10.1109/ACCESS.2022.323006810(132708-132724)Online publication date: 2022
https://doi.org/10.1109/ACCESS.2022.3230068
Arora JMaia CRashid SNelissen GTovar E(2022)Bus-contention aware WCRT analysis for the 3-phase task model considering a work-conserving bus arbitration schemeJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2021.102345122:COnline publication date: 1-Jan-2022
https://dl.acm.org/doi/10.1016/j.sysarc.2021.102345
Razilov VWittig RMatúš EFettweis G(2022)Tagged Geometric History Length Access Interval Prediction for Tightly Coupled Memory SystemsEmbedded Computer Systems: Architectures, Modeling, and Simulation10.1007/978-3-031-15074-6_6(90-100)Online publication date: 3-Jul-2022
https://dl.acm.org/doi/10.1007/978-3-031-15074-6_6
Kim Hde Niz DAndersson BKlein MLehoczky J(2021)Addressing Multi-core Timing Interference using Co-Runner Locking2021 IEEE Real-Time Systems Symposium (RTSS)10.1109/RTSS52674.2021.00017(54-67)Online publication date: Dec-2021
https://doi.org/10.1109/RTSS52674.2021.00017
Kaushik AHassan MPatel H(2020)Designing Predictable Cache Coherence Protocols for Multi-Core Real-Time SystemsIEEE Transactions on Computers10.1109/TC.2020.3037747(1-1)Online publication date: 2020
https://doi.org/10.1109/TC.2020.3037747
Metzger PCole MFensch CAldinucci MBini E(2020)Enforcing Deadlines for Skeleton-based Parallel Programming2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)10.1109/RTAS48715.2020.000-7(188-199)Online publication date: Apr-2020
https://doi.org/10.1109/RTAS48715.2020.000-7
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents