Article

Hardware/software 2D-3D backprojection on a SoPC platform

Authors:

Nicolas Gac,

Stéphane Mancini,

Michel DesvignesAuthors Info & Claims

SAC '06: Proceedings of the 2006 ACM symposium on Applied computing

Pages 222 - 228

https://doi.org/10.1145/1141277.1141328

Published: 23 April 2006 Publication History

Get Access

Abstract

The reduction of image reconstruction time is needed to spread the use of PET for research and routine clinical practice. In this purpose, this article presents a hardware/software architecture for the acceleration of 3D backprojection based upon an efficient 2D backprojection. This architecture has been designed in order to provide a high level of parallelism thanks to an efficient management of the memory accesses which would have been otherwise strongly slowed by the external memory. The reconstruction system is embedded in a SoPC platform (System on Programmable Chip), the new generation of reconfigurable circuit. The originality of this architecture comes from the design of a 2D Adaptative and Predictive Cache (2D-AP Cache) which has proved to be an efficient way to overcome the memory access bottleneck. Thanks to a hierarchical use of this cache, several backprojection operators can run in parallel, accelerating in this manner noteworthy the reconstruction process. This 2D reconstruction system will next be used to speed up 3D image reconstruction.

References

[1]

M. S. Muscrok et al. Performance characteristics of a new generation of processing circuits for pet applications. IEEE Tr. Nucl. Sci., 50(4):974--978, August 2003.

Crossref

Google Scholar

[2]

D. W. Shattuck, J. Rapela, E. Asma, A. Chatziioannu, J. Qi, and R. M. Leahy. Internet2-based 3D PET image reconstruction using a PC cluster. Phys. Med. Biol., 47(15):2785--2795, August 2002.

Crossref

Google Scholar

[3]

S. Vollmar, C. Michel, J. T. Treffert, D. F. Newport, M. Casey, C. Knoss, K. Wienhard, X. Liu, M. Defrise, and W.-D. Heiss. Heinzelcluster accelerated reconstruction for FORE and OSEM3D. Phys. Med. Biol., 47(15):2651--2658, August 2002.

Crossref

Google Scholar

[4]

I. Goddard and M. Trepanier. High-speed cone-beam reconstruction: An embedded systems approach. In Proc. SPIE Medical Imaging Conf., pages 483--491, February 2002.

Google Scholar

[5]

Nikolay Sorokin. An FPGA-Based 3D Backprojector. PhD thesis, Universitat des Saarlandes, Allemagne, 2003.

Google Scholar

[6]

M. Leeser, S. Coric, E. Miller, H. Yu, and M. Trepanier. Parallel-beam backprojection an FPGA implementation optimized for medical imaging. J. VLSI Signal Proc., 39(3):295--311, March 2005.

Digital Library

Google Scholar

[7]

J. Muller, D. Fimmel, R. Merker, and R. Schaffer. Hardware- software system for tomographic reconstruction. J. Circuits Syst. Comp., 12(2):203--229, April 2003.

Crossref

Google Scholar

[8]

F. Xu and K. Mueller. Ultra fast 3D filtered back projection on commodity graphics hardware. In Proc. IEEE Int. Symp. Biomedical Imaging (ISBI'04), pages 571--574, Arlington, USA, April 2004.

Google Scholar

[9]

S. Coric, M. Leeser, E. Miller, and M. Trepanier. Parallel-beam backprojection an FPGA implementation optimized for medical imaging. In Proc. ACM Int. Symp. Field-Programmable Gate Arrays (FPGA'02), pages 217--226, February 2002.

Digital Library

Google Scholar

Cited By

View all

LU YINO FHAGIHARA K(2016)Cache-Aware GPU Optimization for Out-of-Core Cone Beam CT Reconstruction of High-Resolution VolumesIEICE Transactions on Information and Systems10.1587/transinf.2016EDP7174E99.D:12(3060-3071)Online publication date: 2016
https://doi.org/10.1587/transinf.2016EDP7174
Jiang NYang WDuan LXu XHuang CLiu Q(2012)Acceleration of CT reconstruction for wheat tiller inspection based on adaptive minimum enclosing rectangleComputers and Electronics in Agriculture10.1016/j.compag.2012.04.00485(123-133)Online publication date: 1-Jul-2012
https://dl.acm.org/doi/10.1016/j.compag.2012.04.004
Birk MHagner CBalzer MRuiter NHübner MBecker J(2011)Evaluation of the reconfiguration of the data acquisition system for 3D USCTInternational Journal of Reconfigurable Computing10.1155/2011/9529372011(1-9)Online publication date: 1-Jan-2011
https://dl.acm.org/doi/10.1155/2011/952937
Show More Cited By

Index Terms

Hardware/software 2D-3D backprojection on a SoPC platform

Recommendations

Complete hardware evolution based SoPC for evolvable hardware

First CHE for EH based on the CGP model, and hence, the complete algorithm, including the required memory is realized on the CLB logic of a single FPGA.No other hard/soft resource (microcontroller or Power PC) usage for the implementation.Memory ...
Embedded SoPC Design with Nios II Processor and Verilog Examples
Teaching hardware/software codesign on a reconfigurable computing platform
ARC'12: Proceedings of the 8th international conference on Reconfigurable Computing: architectures, tools and applications

This paper reports on a practically oriented undergraduate course in Hardware/Software Codesign which uses an FPGA-based reconfigurable computing platform with a soft processor for analyzing and evaluating hardware/software trade-offs. The Altium ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

SAC '06: Proceedings of the 2006 ACM symposium on Applied computing

April 2006

1967 pages

ISBN:1595931082

DOI:10.1145/1141277

Conference Chair:
Hisham M. Haddad
Kennesaw State University, Kennesaw, Georgia

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 April 2006

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

SAC06

Sponsor:

SIGAPP

SAC06: The 2006 ACM Symposium on Applied Computing

April 23 - 27, 2006

Dijon, France

Acceptance Rates

Overall Acceptance Rate 1,650 of 6,669 submissions, 25%

Upcoming Conference

SAC '25

Sponsor:
sigapp

The 40th ACM/SIGAPP Symposium on Applied Computing

March 31 - April 4, 2025

Catania , Italy

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

11
Total Citations
View Citations
382
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 18 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

LU YINO FHAGIHARA K(2016)Cache-Aware GPU Optimization for Out-of-Core Cone Beam CT Reconstruction of High-Resolution VolumesIEICE Transactions on Information and Systems10.1587/transinf.2016EDP7174E99.D:12(3060-3071)Online publication date: 2016
https://doi.org/10.1587/transinf.2016EDP7174
Jiang NYang WDuan LXu XHuang CLiu Q(2012)Acceleration of CT reconstruction for wheat tiller inspection based on adaptive minimum enclosing rectangleComputers and Electronics in Agriculture10.1016/j.compag.2012.04.00485(123-133)Online publication date: 1-Jul-2012
https://dl.acm.org/doi/10.1016/j.compag.2012.04.004
Birk MHagner CBalzer MRuiter NHübner MBecker J(2011)Evaluation of the reconfiguration of the data acquisition system for 3D USCTInternational Journal of Reconfigurable Computing10.1155/2011/9529372011(1-9)Online publication date: 1-Jan-2011
https://dl.acm.org/doi/10.1155/2011/952937
Okitsu YIno FHagihara K(2010)High-performance cone beam reconstruction using CUDA compatible GPUsParallel Computing10.1016/j.parco.2010.01.00436:2-3(129-141)Online publication date: 1-Feb-2010
https://dl.acm.org/doi/10.1016/j.parco.2010.01.004
Pang WQin JLu YXie YChui CHeng P(2010)Accelerating simultaneous algebraic reconstruction technique with motion compensation using CUDA-enabled GPUInternational Journal of Computer Assisted Radiology and Surgery10.1007/s11548-010-0499-36:2(187-199)Online publication date: 30-Jun-2010
https://doi.org/10.1007/s11548-010-0499-3
Cordes BLeeser M(2009)Parallel backprojectionEURASIP Journal on Embedded Systems10.1155/2009/7279652009(1-14)Online publication date: 1-Jan-2009
https://dl.acm.org/doi/10.1155/2009/727965
Tao YLin HWang ZQin C(2009)Design and Implementation a SOPC for FSB ControllerProceedings of the 2009 Second International Workshop on Computer Science and Engineering - Volume 0110.1109/WCSE.2009.732(563-567)Online publication date: 28-Oct-2009
https://dl.acm.org/doi/10.1109/WCSE.2009.732
Lu YWang WChen SXie YQin JPang WHeng P(2009)Accelerating Algebraic Reconstruction Using CUDA-Enabled GPUProceedings of the 2009 Sixth International Conference on Computer Graphics, Imaging and Visualization10.1109/CGIV.2009.18(480-485)Online publication date: 11-Aug-2009
https://dl.acm.org/doi/10.1109/CGIV.2009.18
Okitsu YIno FHagihara K(2008)Accelerating cone beam reconstruction using the CUDA-enabled GPUProceedings of the 15th international conference on High performance computing10.5555/1791889.1791905(108-119)Online publication date: 17-Dec-2008
https://dl.acm.org/doi/10.5555/1791889.1791905
Gac NMancini SDesvignes MHouzet D(2008)High speed 3D tomography on CPU, GPU, and FPGAEURASIP Journal on Embedded Systems10.1155/2008/9302502008(1-12)Online publication date: 1-Jan-2008
https://dl.acm.org/doi/10.1155/2008/930250
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Complete hardware evolution based SoPC for evolvable hardware

Embedded SoPC Design with Nios II Processor and Verilog Examples

Teaching hardware/software codesign on a reconfigurable computing platform