[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
article
Free access

Parallel backprojection: a case study in high-performance reconfigurable computing

Published: 01 January 2009 Publication History

Abstract

High-performance reconfigurable computing (HPRC) is a novel approach to provide large-scale computing power to modern scientific applications. Using both general-purpose processors and FPGAs allows application designers to exploit fine-grained and coarse-grained parallelism, achieving high degrees of speedup. One scientific application that benefits from this technique is backprojection, an image formation algorithm that can be used as part of a synthetic aperture radar (SAR) processing system. We present an implementation of backprojection for SAR on an HPRC system. Using simulated data taken at a variety of ranges, our implementation runs over 200 times faster than a similar software program, with an overall application speedup better than 50x. The backprojection application is easily parallelizable, achieving near-linear speedup when run on multiple nodes of a clustered HPRC system. The results presented can be applied to other systems and other algorithms with similar characteristics.

References

[1]
B. Cordes, Parallel backprojection: a case study in high-performance reconfigurable computing, M.S. thesis, Department of Electrical and Computer Engineering, Northeastern University, Boston, Mass, USA, 2008.
[2]
M. Soumekh, Synthetic Aperture Radar Signal Processing with MATLAB Algorithms, John Wiley & Sons, New York, NY, USA, 1999.
[3]
A. C. Kak and M. Slaney, Principles of Computerized Tomographic Imaging, IEEE Press, New York, NY, USA, 1988.
[4]
V. W. Ross, "Heterogeneous high performance computer," in Proceedings of the High Performance Computing Modernization Program Users Group Conference (HPCMP '05), pp. 304-307, Nashville, Tenn, USA, June 2005.
[5]
High Performance Technologies Inc., Cluster Computing, January 2008, http://www.hpti.com/.
[6]
Annapolis Microsystems, Inc., CoreFire FPGA Design Suite, January 2008, http://www.annapmicro.com/corefire.html.
[7]
S. Coric, M. Leeser, E. Miller, and M. Trepanier, "Parallel-beam backprojection: an FPGA implementation optimized for medical imaging," in Proceedings of the 10th ACM/SIGDA International Sysmposium on Field-Programmable Gate Arrays (FPGA '02), pp. 217-226, Monterey, Calif, USA, February 2002.
[8]
N. Gac, S. Mancini, and M. Desvignes, "Hardware/software 2D-3D backprojection on a SoPC platform," in Proceedings of the ACM Symposium on Applied Computing (SAC '06), pp. 222-228, Dijon, France, April 2006.
[9]
X. Xue, A. Cheryauka, and D. Tubbs, "Acceleration of fluoro-CT reconstruction for a mobile C-arm on GPU and FPGA hardware: a simulation study," in Medical Imaging 2006: Physics of Medical Imaging, M. J. Flynn and J. Hsieh, Eds., vol. 6142 of Proceedings of SPIE, pp. 1494-1501, San Diego, Calif, USA, February 2006.
[10]
O. Bockenbach, M. Knaup, and M. Kachelrieß, "Implementation of a cone-beam backprojection algorithm on the cell broadband engine processor," in Medical Imaging 2007: Physics of Medical Imaging, vol. 6510 of Proceedings of SPIE, pp. 1-10, San Diego, Calif, USA, February 2007.
[11]
L. Nguyen, M. Ressler, D. Wong, and M. Soumekh, "Enhancement of backprojection SAR imagery using digital spotlighting preprocessing," in Proceedings of the IEEE Radar Conference, pp. 53-58, Philadelphia, Pa, USA, April 2004.
[12]
A. Hast and L. Johansson, Fast factorized back-projection in an FPGA, M.S. thesis, Halmstad University, Halmstad, Sweden, 2006, http://hdl.handle.net/2082/576.
[13]
A. Ahlander, H. Hellsten, K. Lind, J. Lindgren, and B. Svensson, "Architectural challenges inmemory-intensive, real-time image forming," in Proceedings of the 36th International Conference on Parallel Processing (ICPP '07), p. 35, Xian, China, September 2007.
[14]
E. El-Ghazawi, E. El-Araby, A. Agarwal, J. LeMoigne, and K. Gaj, "Wavelet spectral dimension reduction of hyperspectral imagery on a reconfigurable computer," in Proceedings of the International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '04), Washington, DC, USA, September 2004.
[15]
S. R. Alam, P. K. Agarwal, M. C. Smith, J. S. Vetter, and D. Caliga, "Using FPGA devices to accelerate biomolecular simulations," Computer, vol. 40, no. 3, pp. 66-73, 2007.
[16]
J. S. Meredith, S. R. Alam, and J. S. Vetter, "Analysis of a computational biology simulation technique on emerging processing architectures," in Proceedings of the 21st International Parallel and Distributed Processing Symposium (IPDPS '07), pp. 1-8, Long Beach, Calif, USA, March 2007.
[17]
J. L. Tripp, M. B. Gokhale, and A. A. Hansson, "A case study of hardware/software partitioning of traffic simulation on the cray XD1," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 16, no. 1, pp. 66-74, 2008.
[18]
N. Moore, A. Conti, M. Leeser, and L. S. King, "Vforce: an extensible framework for reconfigurable supercomputing," Computer, vol. 40, no. 3, pp. 39-49, 2007.
[19]
X. Wang, S. Braganza, and M. Leeser, "Advanced components in the variable precision floating-point library," in Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '06), pp. 249-258, Napa, Calif, USA, April 2006.
[20]
K. D. Underwood, K. S. Hemmert, and C. Ulmer, "Architectures and APIs: assessing requirements for delivering FPGA performance to applications," in Proceedings of the ACM/IEEE Conference on Supercomputing (SC '06), Tampa, Fla, USA, November 2006.
[21]
M. C. Smith, J. S. Vetter, and S. R. Alam, "Scientific computing beyond CPUs: FPGA implementations of common scientific kernels," in Proceedings of the 8th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '05), Washington, DC, USA, September 2005.
[22]
L. Zhuo and V. K. Prasanna, "High performance linear algebra operations on reconfigurable systems," in Proceedings of the ACM/IEEE Conference on Supercomputing (SC '05), p. 2, IEEE Computer Society, Seatle, Wash, USA, November 2005.
[23]
M. Gokhale, C. Rickett, J. L. Tripp, C. Hsu, and R. Scrofano, "Promises and pitfalls of reconfigurable supercomputing," in Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA '06), pp. 11-20, Las Vegas, Nev, USA, June 2006.
[24]
M. C. Herbordt, T. VanCourt, Y. Gu, et al., "Achieving high performance with FPGA-based computing," Computer, vol. 40, no. 3, pp. 50-57, 2007.
[25]
P. Th. Eugster, P. A. Felber, R. Guerraoui, and A.-M. Kermarrec, "The many faces of publish/subscribe," ACM Computing Surveys, vol. 35, no. 2, pp. 114-131, 2003.
[26]
S. Rouse, D. Bosworth, and A. Jackson, "Swathbuckler wide area SAR processing front end," in Proceedings of the IEEE Radar Conference, pp. 1-6, New York, NY, USA, April 2006.
[27]
R. W. Linderman, "Swathbuckler: wide swath SAR system architecture," in Proceedings of the IEEE Radar Conference, pp. 465-470, Verona, NY, USA, April 2006.
[28]
S. Tucker, R. Vienneau, J. Corner, and R. W. Linderman, "Swathbuckler: HPC processing and information exploitation," in Proceedings of the IEEE Radar Conference, pp. 710-717, New York, NY, USA, April 2006.
[29]
GTK+ Project, March 2008, http://www.gtk.org/.
[30]
Xilinx, Inc., CORE Generator, March 2008, http://www.xilinx.com/products/design_tools/logic_design/design_entry/core-generator.htm.
[31]
Argonne National Laboratories, MPICH, March 2008, http://www.mcs.anl.gov/research/projects/mpich2/.

Cited By

View all
  • (2013)Efficient backprojection-based synthetic aperture radar computation with many-core processorsScientific Programming10.1155/2013/38971321:3-4(165-179)Online publication date: 1-Jul-2013
  • (2012)Efficient backprojection-based synthetic aperture radar computation with many-core processorsProceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis10.5555/2388996.2389034(1-11)Online publication date: 10-Nov-2012

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image EURASIP Journal on Embedded Systems
EURASIP Journal on Embedded Systems  Volume 2009, Issue
FPGA supercomputing platforms, architectures, and techniques for accelerating computationally complex algorithms
January 2009
75 pages
ISSN:1687-3955
EISSN:1687-3963
Issue’s Table of Contents

Publisher

Hindawi Limited

London, United Kingdom

Publication History

Published: 01 January 2009
Accepted: 18 December 2008
Received: 22 June 2008

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)21
  • Downloads (Last 6 weeks)3
Reflects downloads up to 18 Dec 2024

Other Metrics

Citations

Cited By

View all
  • (2013)Efficient backprojection-based synthetic aperture radar computation with many-core processorsScientific Programming10.1155/2013/38971321:3-4(165-179)Online publication date: 1-Jul-2013
  • (2012)Efficient backprojection-based synthetic aperture radar computation with many-core processorsProceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis10.5555/2388996.2389034(1-11)Online publication date: 10-Nov-2012

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media