Abstract
The adoption of a system-level simulation environment based on standard methodologies is a valuable solution to handle system complexity and achieve best design optimization. This work is focused on the implementation of such a platform for High Energy Physics (HEP) applications, i.e. for next generation pixel detector readout chips in the framework of the RD53 collaboration. The generic and re-usable environment is capable of verifying different designs in an automated fashion under a wide and flexible stimuli space; it can also be used at different stages of the design process, from initial architecture optimization to final design verification.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Hung-Yi, Y.: Highly automated and efficient simulation environment with UVM. In: 2014 International Symposium VLSI Design, Automation and Test (VLSI-DAT) (2013)
Zhong G., Zhou J., Xia B.: Parameter and UVM, making a layered testbench powerful. In: 2013 IEEE International Conference ASIC (ASICON) (2013)
IEEE Standard for SystemVerilog–Unified hardware design, specification, and verification language. http://dx.doi.org/10.1109/IEEESTD.2013.6469140 (2012)
OVM/UVM user’s guide. https://verificationacademy.com/topics/verification-methodology (2014)
Magazzu G. et al.: Design exploration and verification platform, based on high-level modeling and FPGA prototyping, for fast and flexible digital communication in physics experiments. J. Instrum. 8(2) (2013)
Poikela T. et al.: VeloPix: the pixel ASIC for the LHCb upgrade. J. Instrum. 10(1) (2015)
Zivkovic V. et al.: The FE-I4 pixel readout system-on-chip resubmission for the insertable B-Layer project. J. Instrum. 7(2) (2012)
Chistiansen, J., Garcia-Sciveres, M.: RD Collaboration proposal: Development of pixel readout integrated circuits for extreme rate and radiation. http://cds.cern.ch/record/1553467?ln=en (2013)
Marconi, S., Conti, E., Placidi, P., Christiansen, J., Hemperek, T.: The RD53 collaboration’s SystemVerilog-UVM simulation framework and its general applicability to design of advanced pixel readout chips. J. Instrum. 9(10) (2014)
Conti E., Christiansen J., Placidi P., Marconi S.: Pixel chip architecture optimization based on a simplified statistical and analytical model. J. Instrum. 9(3) (2014)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer International Publishing AG
About this paper
Cite this paper
Marconi, S., Conti, E., Placidi, P., Scorzoni, A., Christiansen, J., Hemperek, T. (2017). A SystemVerilog-UVM Methodology for the Design, Simulation and Verification of Complex Readout Chips in High Energy Physics Applications. In: De Gloria, A. (eds) Applications in Electronics Pervading Industry, Environment and Society. ApplePies 2016. Lecture Notes in Electrical Engineering, vol 409. Springer, Cham. https://doi.org/10.1007/978-3-319-47913-2_5
Download citation
DOI: https://doi.org/10.1007/978-3-319-47913-2_5
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-47912-5
Online ISBN: 978-3-319-47913-2
eBook Packages: EngineeringEngineering (R0)