[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to main content

FPGAs for Improved Energy Efficiency in Processor Based Systems

  • Conference paper
Advances in Computer Systems Architecture (ACSAC 2005)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 3740))

Included in the following conference series:

Abstract

Processor based embedded systems often need to apply simple filter functions to input data. In this paper we examine the relative energy efficiency of microprocessor and Field Programmable Gate Array (FPGA) implementations of these functions. We show that considerable savings can be achieved by adding an FPGA to a microprocessor based systems and propose a strategy to reduce the impact of the excessive leakage energy overhead in low data rate applications.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Chang, T.-S., Chu, Y.-H., Jen, C.-W.: Low-power FIR filter realization with differential coefficients and inputs. IEEE Transactions on Circuits and Systems II 47(2), 137–145 (2000)

    Article  Google Scholar 

  2. The International Technology Roadmap for Semiconductors, http://public.itrs.net/

  3. Wim Roelandts “15 Years of Innovation”, Xilinx Xcell Issue 32 Quarterly Journal online, http://www.xilinx.com/xcell/xl32/xl32_4.pdf

  4. Release of World’s First 32-bit RISC Microcontroller Having Flash Memory, NEC News Release online, http://www.necel.com/english/news/9603/1202.html

  5. Flautner, K., Kim, N.S., Martin, S., Blaauw, D., Mudge, T.: Drowsy caches: simple techniques for reducing leakage power. In: 29th Annual International Symposium on Computer Architecture, Proceedings, May 25-29, pp. 148–150 (2002)

    Google Scholar 

  6. Kim, N.S., Flautner, K., Blaauw, D., Mudge, T.: Drowsy instruction caches. Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction. In: International Symposium on Microarchitecture (MICRO-35), Proceedings, November 18-22, pp. 219–230 (2002)

    Google Scholar 

  7. Nii, K., Makino, H., Tujihashi, Y., Morishima, C., Hayakawa, Y., Nunogami, H., Arakawa, T., Hamano, H.: A low power SRAM using auto-backgate-controlled MT-CMOS. In: International Symposium on Low Power Electronics and Design, 1998. Proceedings, August 10-12, pp. 293–298 (1998)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Kwan, P.C., Clarke, C.T. (2005). FPGAs for Improved Energy Efficiency in Processor Based Systems. In: Srikanthan, T., Xue, J., Chang, CH. (eds) Advances in Computer Systems Architecture. ACSAC 2005. Lecture Notes in Computer Science, vol 3740. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11572961_35

Download citation

  • DOI: https://doi.org/10.1007/11572961_35

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-29643-0

  • Online ISBN: 978-3-540-32108-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics