default search action
"SEDAAF: FPGA Based Single Exact Dual Approximate Adders for Approximate ..."
Chandan Kumar Jha et al. (2020)
- Chandan Kumar Jha, Kailash Prasad, Arun Singh Tomar, Joycee Mekie:
SEDAAF: FPGA Based Single Exact Dual Approximate Adders for Approximate Processors. ISCAS 2020: 1-5
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.