default search action
Synthesis for Control Dominated Circuits 1992
- Gabriele Saucier, Jacques Trilhe:
Synthesis for Control Dominated Circuits, Selected papers from the IFIP WG10.2/WG10.5 Workshops, Grenoble, France, April and September, 1992. IFIP Transactions A-22, North-Holland 1993, ISBN 0-444-81479-5
Chapter 1: FSM Synthesis
- ChiLai Huang, Joseph Lis, Michael Quayle, Saurin Shroff:
RTL Controller Synthesis. Synthesis for Control Dominated Circuits 1992: 3-17 - Steve C.-Y. Huang, Wayne H. Wolf:
Timing-Driven State Assignment for Controller-Datapath Systems. Synthesis for Control Dominated Circuits 1992: 19-31 - Alan J. Coppola, Marek A. Perkowski, Robert Anderson, Jeffrey S. Freedman, Edmund Pierzchala:
Tokenized State Machine Model for Synthesis of Sequential Circuits into EPLDs and FPGAs. Synthesis for Control Dominated Circuits 1992: 33-46 - Laurent Gerbaux, Régis Leveugle, Gabriele Saucier:
Synthesis of large controllers using ROM or PLA generators. Synthesis for Control Dominated Circuits 1992: 47-59 - Augusli Kifli, R. De Wulf, J. Zegers, Gert Goossens, Paul Six, Hugo De Man:
Flag/Condition Handling and Branch Assignment for Large Microcoded Controllers. Synthesis for Control Dominated Circuits 1992: 61-71 - James Pardey:
The Synthesis of a Parallel Controller from a Petri Net Model. Synthesis for Control Dominated Circuits 1992: 73-89 - H. Belhadj, Laurent Gerbaux, Marie-Claude Bertrand, Gabriele Saucier:
Specification and Synthesis of Communicating Finite State Machines. Synthesis for Control Dominated Circuits 1992: 91-102 - Jochen Beister, Ralf Wollowski:
Controller Implementation by Communicating Asynchronous Sequential Circuits Generated from a Petri Net Specification of Required Behavior. Synthesis for Control Dominated Circuits 1992: 103-115
Chapter 2: Data-path
- Amnon Baron Cohen, Michael Shechory:
Pathway: A datapath layout assembler. Synthesis for Control Dominated Circuits 1992: 119-131 - Lotfi Ben Ammar, Alain Greiner:
FITPATH: A Process-Independent Datapath Compiler Providing High Density Layout. Synthesis for Control Dominated Circuits 1992: 133-151 - Régis Leveugle, C. Safina:
Generation of optimized datapaths: bit-slice versus standard cells. Synthesis for Control Dominated Circuits 1992: 153-166 - Evagelos Katsadas, Zohair Sahraoui, Maryse Wouters, Veerle Derudder, Ivo Bolsens, Paul Six, Hugo De Man:
Regular Module Generation or Standard Cells: Two Alternative Implementations of a Library of Functional Building Blocks. Synthesis for Control Dominated Circuits 1992: 167-181 - Vasily G. Moshnyaga, Keikichi Tamaru, Hiroto Yasuura:
Design of data-path module generators from algorithmic representations. Synthesis for Control Dominated Circuits 1992: 183-192 - Farhad Mavaddat:
Data-Path Synthesis as Grammar Inference. Synthesis for Control Dominated Circuits 1992: 193-205
Chapter 3: RTL Synthesis
- E. T. Kapuya, M. D. Edwards:
Microarchitecture/Microcode Synthesis from VHDL. Synthesis for Control Dominated Circuits 1992: 209-218 - Inhag Park, Kevin O'Brien, Ahmed Amine Jerraya:
AMICAL: Architectural Synthesis based on VHDL. Synthesis for Control Dominated Circuits 1992: 219-234 - Yang Wu, Ian Dorrington:
RTL OptimizA: From Control Data Flow Graph to Logic Circuit. Synthesis for Control Dominated Circuits 1992: 235-247 - Peter Marwedel:
Implementations of IF-statements in the TODOS microarchitecture synthesis system. Synthesis for Control Dominated Circuits 1992: 249-262 - Jörg Biesenack, Norbert Wehn, A. Stoll, Michael Payer:
Data Part Optimizations in the CALLAS Synthesis Environment. Synthesis for Control Dominated Circuits 1992: 263-274 - Anne Mignotte, Marie-Claude Bertrand, Michel Crastes de Paulet, Jérôme Rampon, Gabriele Saucier:
ASYL: A Control Driven RTL Synthesis System using Library Blocks. Synthesis for Control Dominated Circuits 1992: 275-291 - C. Safina, Régis Leveugle:
Clocking scheme selection for circuits made up of a controller and a datapath. Synthesis for Control Dominated Circuits 1992: 293-308
Chapter 4: Module generation
- Francesco Curatelli, Daniele D. Caviglia, Marco Chirico, Giacomo M. Bisio:
Optimization strategies in symbolic compaction. Synthesis for Control Dominated Circuits 1992: 311-322 - H. Zhang, Kunihiro Asada:
A general and efficient mask pattern generator for non-series-parallel CMOS transistor network. Synthesis for Control Dominated Circuits 1992: 323-333 - Pierre Abouzeid, Régis Leveugle, Gabriele Saucier:
Logic Synthesis for Automatic Layout. Synthesis for Control Dominated Circuits 1992: 335-343 - Eric Gautrin, Laurent Perraudeau:
MADMACS: an environment for the layout of regular arrays. Synthesis for Control Dominated Circuits 1992: 345-358 - J. F. M. Theeuwen, H. M. A. M. Arts, Jos T. J. van Eijndhoven, H. J. H. Sleuters, J. H. P. Wijdeven:
Module Generation in an Architectural Synthesis Environment. Synthesis for Control Dominated Circuits 1992: 359-371 - Andreas Münzner:
BADGE - A synthesis tool for customized arithmetic building blocks. Synthesis for Control Dominated Circuits 1992: 373-384 - A. G. Jost, L. F. Wang, S. Periyalwar, William Robertson:
Automatic Layout Synthesis of Pipelined Multipliers for Systolic Arrays. Synthesis for Control Dominated Circuits 1992: 385-398 - A. J. W. M. ten Berg:
Floorplan Optimized Topological Partitioning of Programmed Logic Arrays. Synthesis for Control Dominated Circuits 1992: 399-411 - Antonio Martinez:
Timing Model Accuracy Issues and Automated Library Characterization. Synthesis for Control Dominated Circuits 1992: 413-426 - B. Conq, R. Etienne, T. Perez-Segovia:
Design Library Portability: A Case Study. Synthesis for Control Dominated Circuits 1992: 427-436
Invited paper
- Daniel Gajski, Nikil D. Dutt:
Benchmarking and the Art of Syntesis Tool Comparison. Synthesis for Control Dominated Circuits 1992: 439-453
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-19 22:02 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: