Article

Cross-Product Functional Coverage Measurement with Temporal Properties-Based Assertions

Author:

Avi ZivAuthors Info & Claims

DATE '03: Proceedings of the conference on Design, Automation and Test in Europe - Volume 1

Page 10834

Published: 03 March 2003 Publication History

Get Access

Abstract

Temporal specification languages provide an efficient way to express events comprised of complex temporal scenarios. Assertions based on these languages are used to detect violations of the specification and monitor coverage events. In this paper, we propose to extend temporal specification languages, and assertions based on these languages with auxiliary variables. We attach these variables to sub-expressions and assign them values when the sub-expressions are evaluated. The use of auxiliary variables enables the implementation of large cross-product coverage models, using small number of assertions. This simplifies the definition and implementation of coverage models and helps reduce the simulation overhead caused by assertions, thus increasing the efficiency of simulation resources.

References

[1]

{1} Y. Abarbanel, I. Beer, L. Gluhovsky, S. Keidar, and Y. Wolfsthal. FoCs - automatic generation of simulation checkers from formal specification. In Proceedings of the 1999 Computer Aided Verification Conference, July 1999.

Digital Library

Google Scholar

[2]

{2} R. Armoni et al. The ForSpec temporal logic: A new temporal property-specification language. In J.-P. Katoen and P. Stevens, editors, 8th International Conference on Tools and Algorithms for Construction and Analysis of Systems, LNCS 2280, pages 296-311. Springer-Verlag, April 2002.

Digital Library

Google Scholar

[3]

{3} I. Beer, S. Ben-David, C. Eisner, D. Fisman, A. Gringauze, and Y. Rodeh. The temporal logic Sugar. In G. Berry, H. Comon, and A. Finkel, editors, Proc. 13th International Conference on Computer Aided Verification (CAV), LNCS 2102, pages 363-368. Springer-Verlag, July 2001.

Digital Library

Google Scholar

[4]

{4} J. Bergeron. Writing Testbenches: Functional Verification of HDL Models. Kluwer Academic Publishers, January 2000.

Digital Library

Google Scholar

[5]

{5} E. A. Emerson. Temporal and modal logic. In J. van Leeuwen, editor, Handbook of Theoretical Computer Science , volume B, pages 996-1072. Elsevier Science Publishers, 1990.

Digital Library

Google Scholar

[6]

{6} R. Grinwald, E. Harel, M. Orgad, S. Ur, and A. Ziv. User defined coverage - a tool supported methodology for design verification. In Proceedings of the 35th Design Automation Conference, pages 158-165, June 1998.

Digital Library

Google Scholar

[7]

{7} B. Marick. The Craft of Software Testing, Subsystem testing Including Object-Based and Object-Oriented Testing. Prentice-Hall, 1985.

Digital Library

Google Scholar

[8]

{8} J. Ruf, D.W. Hoffman, T. Kropf, and W. Rosenstiel. Checking temporal properties under simulation of executable system description. In Proceedings of the International High Level Design Validation and Test Workshop, pages 161-166, November 2000.

Digital Library

Google Scholar

[9]

{9} J. Ruf, D. W. Hoffman, T. Kropf, and W. Rosenstiel. Simulation-guided property checking based on multivalued ar-automata. In Proceedings of the 2001 Design, Automation and Test in Europe Conference (DATE), pages 742-748, March 2001.

Digital Library

Google Scholar

[10]

{10} S. Ur and A. Ziv. Off-the-shelf vs. custom made coverage models, which is the one for you? In proceedings of STAR98: the 7th international conference on software testing analysis and review, May 1998.

Google Scholar

[11]

{11} SystemC 2.0 user's guide. http://www.SystemC.org/.

Google Scholar

Cited By

View all

Boulé MZilic Z(2008)Automata-based assertion-checker synthesis of PSL propertiesACM Transactions on Design Automation of Electronic Systems10.1145/1297666.129767013:1(1-21)Online publication date: 6-Feb-2008
https://dl.acm.org/doi/10.1145/1297666.1297670
Verma SHarris IRamineni KLauwereins RMadsen J(2007)Interactive presentation: Automatic generation of functional coverage models from behavioral verilog descriptionsProceedings of the conference on Design, automation and test in Europe10.5555/1266366.1266560(900-905)Online publication date: 16-Apr-2007
https://dl.acm.org/doi/10.5555/1266366.1266560
Su MShih CHuang JJou JHirose F(2006)FSM-based transaction-level functional coverage for interface compliance verificationProceedings of the 2006 Asia and South Pacific Design Automation Conference10.1145/1118299.1118411(448-453)Online publication date: 24-Jan-2006
https://dl.acm.org/doi/10.1145/1118299.1118411
Show More Cited By

Index Terms

Cross-Product Functional Coverage Measurement with Temporal Properties-Based Assertions
1. Hardware

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DATE '03: Proceedings of the conference on Design, Automation and Test in Europe - Volume 1

March 2003

1112 pages

ISBN:0769518702

Publisher

IEEE Computer Society

United States

Publication History

Published: 03 March 2003

Check for updates

Qualifiers

Article

Conference

DATE03

Sponsor:

SIGDA

DATE03: Design, Automation, and Test in Europe 2003

March 3 - 7, 2003

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25

Sponsor:
sigda

Design, Automation and Test in Europe

March 31 - April 2, 2025

Lyon , France

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
104
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 10 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Boulé MZilic Z(2008)Automata-based assertion-checker synthesis of PSL propertiesACM Transactions on Design Automation of Electronic Systems10.1145/1297666.129767013:1(1-21)Online publication date: 6-Feb-2008
https://dl.acm.org/doi/10.1145/1297666.1297670
Verma SHarris IRamineni KLauwereins RMadsen J(2007)Interactive presentation: Automatic generation of functional coverage models from behavioral verilog descriptionsProceedings of the conference on Design, automation and test in Europe10.5555/1266366.1266560(900-905)Online publication date: 16-Apr-2007
https://dl.acm.org/doi/10.5555/1266366.1266560
Su MShih CHuang JJou JHirose F(2006)FSM-based transaction-level functional coverage for interface compliance verificationProceedings of the 2006 Asia and South Pacific Design Automation Conference10.1145/1118299.1118411(448-453)Online publication date: 24-Jan-2006
https://dl.acm.org/doi/10.1145/1118299.1118411
Adir AAzatchi HBin EPeled OShoikhet KJoyner WMartin GKahng A(2005)A generic micro-architectural test plan approach for microprocessor verificationProceedings of the 42nd annual Design Automation Conference10.1145/1065579.1065785(769-774)Online publication date: 13-Jun-2005
https://dl.acm.org/doi/10.1145/1065579.1065785
Kwon YKim YKyung CMalik SFix LKahng A(2004)Systematic functional coverage metric synthesis from hierarchical temporal event relation graphProceedings of the 41st annual Design Automation Conference10.1145/996566.996580(45-48)Online publication date: 7-Jun-2004
https://dl.acm.org/doi/10.1145/996566.996580

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

SystemVerilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications

System Verilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications

SystemVerilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications