[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

WO2018196438A1 - 显示面板及其制作方法、显示装置 - Google Patents

显示面板及其制作方法、显示装置 Download PDF

Info

Publication number
WO2018196438A1
WO2018196438A1 PCT/CN2018/071136 CN2018071136W WO2018196438A1 WO 2018196438 A1 WO2018196438 A1 WO 2018196438A1 CN 2018071136 W CN2018071136 W CN 2018071136W WO 2018196438 A1 WO2018196438 A1 WO 2018196438A1
Authority
WO
WIPO (PCT)
Prior art keywords
substrate
common electrode
strip
electrode
shaped sub
Prior art date
Application number
PCT/CN2018/071136
Other languages
English (en)
French (fr)
Inventor
刘海峰
马小叶
马睿
Original Assignee
京东方科技集团股份有限公司
合肥鑫晟光电科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司, 合肥鑫晟光电科技有限公司 filed Critical 京东方科技集团股份有限公司
Priority to US16/074,192 priority Critical patent/US11287711B2/en
Publication of WO2018196438A1 publication Critical patent/WO2018196438A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G02F1/136295—Materials; Compositions; Manufacture processes
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1335—Structural association of cells with optical devices, e.g. polarisers or reflectors
    • G02F1/133509—Filters, e.g. light shielding masks
    • G02F1/133512—Light shielding layers, e.g. black matrix
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1339—Gaskets; Spacers; Sealing of cells
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1339—Gaskets; Spacers; Sealing of cells
    • G02F1/13394—Gaskets; Spacers; Sealing of cells spacers regularly patterned on the cell subtrate, e.g. walls, pillars
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G02F1/134318—Electrodes characterised by their geometrical arrangement having a patterned common electrode
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G02F1/134372—Electrodes characterised by their geometrical arrangement for fringe field switching [FFS] where the common electrode is not patterned
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G02F1/134381—Hybrid switching mode, i.e. for applying an electric field with components parallel and orthogonal to the substrates
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136209—Light shielding layers, e.g. black matrix, incorporated in the active matrix substrate, e.g. structurally associated with the switching element
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1339—Gaskets; Spacers; Sealing of cells
    • G02F1/13398—Spacer materials; Spacer properties
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G02F1/134363—Electrodes characterised by their geometrical arrangement for applying an electric field parallel to the substrate, i.e. in-plane switching [IPS]
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
    • G02F2201/12—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode
    • G02F2201/121—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode common or background
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
    • G02F2201/12—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode
    • G02F2201/123—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode pixel

Definitions

  • the present disclosure relates to the field of display technologies, and in particular, to a display panel, a method for fabricating the same, and a display device.
  • TFT-LCD Thin Film Transistor Liquid Crystal Display
  • the ground is used in the field of high performance display.
  • An aspect of an embodiment of the present disclosure provides a display panel including a first substrate and a second substrate disposed opposite to each other, wherein the first substrate is provided with a first common electrode and a pixel electrode disposed in different layers, and a first common electrode is closer to the second substrate than the pixel electrode; wherein a second common electrode is disposed on the second substrate, and the second common electrode is electrically connected to the first common electrode; Wherein the orthographic projection of the second common electrode on the first substrate has an overlapping area with the data line on the first substrate, and the orthographic projection of the first common electrode on the first substrate The data lines have no overlapping regions.
  • the second common electrode includes a plurality of first strip-shaped sub-electrodes parallel to the data lines, and each of the first strip-shaped sub-electrodes completely covers a corresponding one of the data lines.
  • the second common electrode further includes a plurality of second strip-shaped sub-electrodes disposed across and electrically connected to the first strip-shaped sub-electrodes, and each of the second strip-shaped sub-electrodes completely covers the first substrate Corresponding one gate line or a corresponding common electrode line.
  • a plurality of spacers for supporting the first substrate and the second substrate are disposed on the second substrate and in the display region, wherein the spacer is located in the second strip
  • the electrode faces away from a side of the first substrate, and the spacer corresponds to a position of the second strip-shaped sub-electrode.
  • a liner layer is disposed on a side of the first common electrode facing away from the second substrate, and the liner layer corresponds to the spacer position.
  • the display panel further includes a sealant between the first substrate and the second substrate, wherein one side of the sealant is in contact with the first common electrode, and the other side is The second common electrode is in contact; and wherein the sealant is uniformly distributed with conductive gold balls, and the conductive gold balls are used to electrically connect the first common electrode and the second common electrode.
  • the spacer comprises a metallic material.
  • the second substrate includes a black matrix
  • the second common electrode is located on a side of the black matrix adjacent to the first substrate, and lines of the first strip sub-electrode and the second strip sub-electrode The width is greater than the line width of the black matrix.
  • a difference between a single-sided line width of the first strip-shaped sub-electrode and the black matrix is 1.5 ⁇ m to 2.5 ⁇ m.
  • a display device comprising any of the display panels as described above.
  • a method of fabricating a display panel includes fabricating a first substrate and a second substrate, and pairing the first substrate with the second substrate.
  • Forming the first substrate includes: forming a plurality of data lines on a first substrate by a patterning process; forming a pixel electrode and a cover layer sequentially by a patterning process on the first substrate formed with the data lines An insulating layer of the pixel electrode; and a first common electrode formed on a region other than the data line by a patterning process on the first substrate on which the insulating layer is formed.
  • Fabricating the second substrate includes forming a second common electrode on the second substrate by at least a predetermined position by a patterning process. Aligning the first substrate with the second substrate includes: aligning the substrate with the second substrate such that the preset position corresponds to a position of the data line.
  • forming the second common electrode at least at the preset position includes: forming a transparent conductive material layer on the second base substrate; and patterning the transparent conductive material layer to form a plurality of pieces and the data a first strip-shaped sub-electrode with a line parallel; wherein after the first substrate and the second substrate are paired with each other, each of the first strip-shaped sub-electrodes completely covers a corresponding one of the data lines.
  • fabricating the first substrate further includes forming a plurality of gate lines and a common electrode line on the first substrate by a patterning process.
  • forming the second common electrode at least at the preset position further includes: patterning the transparent conductive material layer to form a plurality of intersecting with the first strip-shaped sub-electrode a two-piece sub-electrode, wherein after the first substrate and the second substrate are paired, each of the second strip-shaped sub-electrodes completely covers a corresponding one of the gate lines or a corresponding one of the common electrode lines.
  • fabricating the second substrate further includes: forming a plurality of spacers on the second substrate and in the display region And a position of the spacer corresponding to a position of the second strip-shaped sub-electrode.
  • fabricating the first substrate further includes: forming, on the first substrate, the plurality of data lines and pads by one patterning process a layer, wherein the location of the liner layer corresponds to the location of the spacer.
  • the first substrate and the second substrate are paired on the first substrate or the second substrate, and the frame sealant is formed by a patterning process, wherein the frame sealant is evenly distributed a conductive gold ball, wherein one side of the sealant is in contact with the first common electrode, and the other side is in contact with the second common electrode, and wherein the conductive gold ball will be the first common An electrode is electrically connected to the second common electrode.
  • FIG. 1 is a schematic longitudinal cross-sectional view of a display panel according to an embodiment of the present disclosure
  • FIG. 2 is a plan view of the first substrate of FIG. 1;
  • FIG. 3 is a schematic structural view of a second common electrode on the second substrate of FIG. 1;
  • FIG. 4 is a top view of a display panel according to an embodiment of the present disclosure.
  • Figure 5 is a partial structural view of the display panel of Figure 4.
  • Figure 6 is a schematic view showing the partial structure of the first substrate taken along the line E-E of Figure 2 and the partial structure of the second substrate taken along the line F-F in Figure 3;
  • FIG. 7 is a flowchart of a method for fabricating a display panel according to an embodiment of the present disclosure
  • FIG. 8 is a schematic diagram of a specific process of step S104 in FIG. 7.
  • the pixel electrode and the common electrode are disposed in the TFT-LCD, and the purpose of controlling the liquid crystal deflection direction is achieved by controlling the magnitude of the electric field generated by the pixel electrode and the common electrode.
  • a person skilled in the art proposes a high aperture ratio advanced (High Aperture Advanced Super Dimensional Switch) (HADS) type liquid crystal display.
  • HADS High Aperture Advanced Super Dimensional Switch
  • the overlapping area of the data line and the common electrode is large, and thus the parasitic capacitance generated between the data line and the common electrode is large.
  • the common voltage in the panel is attenuated as the distance from the common voltage input terminal increases, so that the common voltage charged by the common electrode farther from the common voltage input terminal is smaller. Therefore, the phenomenon of greenish in the above-mentioned area during display is more serious. And as the resolution increases, the above-mentioned pan-green phenomenon will become more and more serious, thereby reducing the display quality.
  • Fig. 1 is a cross-sectional view taken along line B-B of Fig. 2.
  • An embodiment of the present disclosure provides a display panel, as shown in FIG. 1, including a first substrate 10 and a second substrate 20 disposed opposite to each other.
  • the first substrate 10 is provided with a first common electrode 101 and a pixel electrode 200 disposed in different layers.
  • the first common electrode 101 is closer to the second substrate 20 with respect to the pixel electrode 200.
  • the orthographic projection of the first common electrode 101 on the first substrate 10 has no overlapping area with the data line Data on the first substrate 10.
  • the first substrate 10 is an array substrate
  • the second substrate 20 is a pair of cassette substrates. After the first substrate 10 and the second substrate 20 are paired with the case, a liquid crystal cell is formed for injecting a liquid crystal layer.
  • the color filter layer 300 is disposed on the second substrate 20, the color filter layer 300 can filter white light emitted from a backlight provided on the non-light-emitting side of the display panel, so that the display panel can display a color screen.
  • the second substrate 20 is a color filter substrate.
  • the color filter layer 300 includes a plurality of color filter units arranged in a matrix, each of the color filter units including at least three color filter subunits, such as an R (red) filter subunit, a G (green) filter subunit, and B (blue) filter subunit.
  • the first common electrode 101 is a slit-shaped electrode as shown in FIG. 2, and the pixel electrode 200 disposed on the first substrate 10 in a different layer from the first common electrode 101 is a planar electrode.
  • the pixel electrode 200 is connected to a source or a drain of the TFT to receive a data voltage output by the data line Data.
  • the first common electrode 101 is connected to the common electrode line Com through a via to receive a common voltage output from the common electrode line Com.
  • the second substrate 20 is provided with a second common electrode 102.
  • the second common electrode 102 is electrically connected to the first common electrode 101 such that the second common electrode 102 is equipotential to the first common electrode 101. This reduces the probability that the potential difference will cause display unevenness.
  • the orthographic projection of the second common electrode 102 on the first substrate 10 has an overlapping area with the data line Data on the first substrate 10.
  • the overlapping area of the orthographic projection of the second common electrode 102 on the first substrate 10 and the data line Data may be an area where a part of the orthographic projection overlaps with all or part of one data line Data; Alternatively, the entire area of the above-mentioned orthographic projection overlaps with all or part of the data line Data, which is not limited in the present disclosure.
  • the first substrate 10 is provided with both the first common electrode 101 and the pixel electrode 200, and the pixel electrode 200 is a planar electrode, and the first common electrode 101 has a slit shape.
  • a multi-dimensional electric field is formed by the electric field generated by the edge of the slit electrode in the same plane and the electric field generated between the slit electrode and the planar electrode, so that the corresponding slits in the liquid crystal cell and the slit electrode and the surface All of the aligned liquid crystal molecules at the position between the electrodes can be rotated, thereby improving the working efficiency of the liquid crystal molecules and increasing the light transmission efficiency.
  • the display panel has the first common electrode 101 on the first substrate 10 and the second common electrode 102 on the second substrate 20, and the orthographic projection of the first common electrode 101 on the first substrate 10
  • the second common electrode 102 has an overlap region with the data line Data. Therefore, only the second common electrode 102 can form a parasitic capacitance with the data line Data in the common electrode of the display panel.
  • the second common electrode 102 and the data line Data are respectively located on different substrates. After the first substrate 10 and the second substrate 20 are paired with the cartridge, a gap is required between the first substrate 10 and the second substrate 20 to fill the liquid crystal to form a liquid crystal layer.
  • the distance between the data line Data and the upper and lower substrates of the parasitic capacitance formed by the second common electrode 102 is large.
  • the parasitic capacitance can be reduced, so that the influence of the RC delay of the parasitic capacitance on the display effect can be reduced, and the probability of occurrence of a green phenomenon in the display process can be reduced.
  • the second substrate 20 is provided with a conductive second common electrode 102, and the second common electrode 102 is electrically connected to the first common electrode 101. Therefore, static electricity generated during the manufacturing or use of the display panel can be led out to the first common electrode 101 by the second common electrode 102 on the second substrate 20, and the static electricity is further led to the ground by the first common electrode 101. Thereby, the probability of occurrence of the electrostatic breakdown phenomenon of the second substrate 20 is reduced.
  • the orthographic projection of the second common electrode 102 on the first substrate 10 has an overlapping area with the data line Data on the first substrate 10.
  • the second common electrode 102 includes a plurality of first strip-shaped sub-electrodes 1021 that are parallel to the data line Data.
  • each of the first strip-shaped sub-electrodes 1021 completely covers each of the data lines Data. It should be noted that the covered pattern in FIG. 3 is indicated by a broken line.
  • the line width of the first strip-shaped sub-electrode 1021 is larger than the line width of the data line Data.
  • the line width of the first strip sub-electrode 1021 is greater than the line width of the data line Data, a portion of the orthographic projection of the first strip sub-electrode 1021 on the first substrate 10 and the data All overlap of the line Data.
  • the first strip-shaped sub-electrode 1021 can shield the electric field generated by the data line Data to the greatest extent, thereby avoiding the light leakage phenomenon caused by the liquid crystal deflection disorder caused by the electric field inconsistency around the data line Data.
  • the line width of the black matrix 301 (shown in FIG. 1) on the second substrate 20 can be appropriately reduced. That is, the line width of the black matrix 301 corresponding to the data line Data position may be the same as or approximately the same as the data line Data, thereby facilitating a better aperture ratio.
  • the line width of the first strip-shaped sub-electrode 1021 is larger than the line width of the data line Data
  • the line width of the first strip-shaped sub-electrode 1021 is larger than the line width of the black matrix 301.
  • the second common electrode 102 is located on a side of the black matrix 301 adjacent to the first substrate 10.
  • the difference between the one-sided line width of the first strip-shaped sub-electrode 1021 and the single-sided line width of the black matrix 301 is 1.5 ⁇ m to 2.5 ⁇ m.
  • the single-sided line width of the first strip-shaped electrode 1021 herein does not mean the bus width, but the line width at either side of the extending direction of the first strip-shaped sub-electrode.
  • a single-sided line width refers to half of its bus width.
  • each data line Data is completely covered by a corresponding one of the first strip sub-electrodes 1021.
  • the second common electrode 102 since the second common electrode 102 is electrically connected to the first common electrode 101, in order to make the conductivity distribution of the second common electrode 102 on the second substrate 20 uniform, for example, the second common electrode 102 further includes A plurality of second strip-shaped sub-electrodes 1022 disposed across the first strip-shaped sub-electrode 1021. In addition, after the first substrate 10 and the second substrate 20 are aligned, a second strip-shaped sub-electrode 1022 completely covers a gate line Gate or a common electrode line Com on the first substrate 10.
  • the first strip-shaped sub-electrode 1021 and the second strip-shaped sub-electrode 1022 are made of the same material so that the first strip-shaped sub-electrode 1021 and the second strip-shaped sub-electrode 1022 are electrically connected.
  • the gate line Gate is disposed to cross the data line Data, and the common electrode line Com is disposed in parallel with the gate line Gate.
  • the second common electrode 102 which can form a mesh shape, is disposed by the first strip-shaped sub-electrode 1021 and the second strip-shaped sub-electrode 1022, so that the second common electrode 102 has the same conduction performance in the lateral direction and the longitudinal direction, and the conductivity distribution is Evenly.
  • the common voltages of the respective sub-pixels are made equal, and the display uniformity is improved.
  • first common electrode 101 and the second common electrode 102 are electrically connected to each other.
  • the display panel in order to electrically connect the first common electrode 101 and the second common electrode 102 in the non-display area of the display panel, for example, the display panel further includes the first substrate 10 and the second substrate 20 as shown in FIG. 4 . Inter-frame sealant 302. One side of the sealant 302 is in contact with the first common electrode 101 on the first substrate 10, and the other side is in contact with the second common electrode 102 on the second substrate 20.
  • Figure 5 is a partial enlarged view of the area C of Figure 4.
  • a conductive gold ball 3021 is uniformly distributed in the sealant 302, and the conductive gold ball 3021 is used to electrically connect the first common electrode 101 and the second common electrode 102.
  • the material constituting the conductive gold ball 3021 may be a metal material having a low electrical resistivity, such as any one of metallic silver or metallic copper.
  • first common electrode 101 on the first substrate 10 and the peripheral region of the second common electrode 102 on the second substrate 20 can be electrically connected by the sealant 302 provided with the conductive gold balls 3021.
  • the common voltage of the display area and the common voltage of the peripheral area are slightly different, which is disadvantageous for the improvement of display uniformity. Therefore, for example, the first common electrode 101 and the second common electrode 102 are electrically connected in the display region.
  • a partial cross-sectional view of the first substrate 10 as shown in the lower portion of FIG. 6 is obtained by cutting along E-E as shown in FIG. 2.
  • a cross-sectional view of the second substrate 20 as shown in the upper portion of Fig. 6 is obtained by cutting along F-F as shown in Fig. 3.
  • a plurality of spacers 303 are disposed on the second substrate 20 in the display region.
  • the spacer 303 is located on a side of the second strip-shaped sub-electrode 1022 facing away from the first substrate 10 and corresponds to the position of the second strip of sub-electrodes 1022 such that the second strip-shaped sub-electrode 1022 completely covers the spacer 303 .
  • the spacers 303 are used to support the first substrate 10 and the second substrate 20 so that the liquid crystal cell formed by the cartridge can maintain a certain thickness.
  • the second strip-shaped sub-electrode 1022 disposed at the position of the spacer 303 can be in contact with the first common electrode 101 on the first substrate 10, thereby The first common electrode 101 and the second common electrode 102 are electrically connected in the display area.
  • the spacer 303 corresponds to the position of the second sub-electrode 1022
  • the second sub-electrode 1022 corresponds to the position of the gate line Gate or the common electrode line Com on the first substrate 10. Therefore, after the first substrate 10 and the second substrate 20 are paired with the cartridge, even if the first common electrode 101 and the second common electrode 102 are in contact through the spacer 303, the gate line Gate or the common electrode line Com and the second common electrode The distance between 102 is reduced, and there is still a certain distance between the second common electrode 102 corresponding to the data line Data position and the data line Data, that is, the above-mentioned box thickness. Therefore, even if the first common electrode 101 of the display region is electrically connected to the second common electrode 102 through the spacer 303, the parasitic capacitance between the second common electrode 102 and the data line Data is not increased.
  • a spacer 303 may be disposed at a position where each sub-pixel corresponds to the second strip-shaped sub-electrode 1022, or a plurality of sub-pixels may be provided with a spacer 303.
  • the present disclosure does not limit the distribution of the spacers 303, and generally ensures that the spacers 303 are evenly distributed.
  • the material constituting the spacer 303 may be a resin material.
  • the transparent conductive material has a large resistivity. Therefore, in order to improve the conduction efficiency of the first common electrode 101 and the second common electrode 102, for example, the material constituting the spacer 303 may be a metal material having a low resistivity, so that the resistivity of the second common electrode 102 can be made.
  • a liner layer 304 is provided on the side of the first common electrode 101 facing away from the second substrate 10.
  • the backing layer 304 corresponds to the position of the spacer 303.
  • the pad layer 304 can increase the thickness of the film layer of the first substrate 10 near the surface of the second substrate 20, so that the first substrate 10 can better contact the spacer 303 located on the second substrate 20, thereby facilitating Improve the uniformity of the gap (Gap) in the liquid crystal cell.
  • the height and distribution density of the spacers 303 can be appropriately reduced, and the preparation process of the spacers 303 can be simplified.
  • the liner layer 304 is the same material as the data line Data. Thereby, the preparation of the liner layer 304 can be completed while the data line Data is being formed.
  • first common electrode 101 is connected to the common electrode line Com through another via hole so that the first common electrode 101 can receive the common voltage output from the common electrode line Com.
  • Embodiments of the present disclosure provide a display device including any of the display panels described above.
  • the same advantages as the display panel provided by the foregoing embodiments are provided, and details are not described herein again.
  • the display device may specifically include a liquid crystal display device, for example, the display device may be any product or component having a display function, such as a liquid crystal display, a liquid crystal television, a digital photo frame, a mobile phone, or a tablet computer.
  • the display device may be any product or component having a display function, such as a liquid crystal display, a liquid crystal television, a digital photo frame, a mobile phone, or a tablet computer.
  • Embodiments of the present disclosure provide a method of fabricating a display panel, including the steps of fabricating a first substrate 10 and a second substrate 20 as shown in FIG.
  • the step of fabricating the first substrate 10 includes the following steps.
  • a plurality of data lines Data are formed by a patterning process.
  • the pixel electrode 200 and the insulating layer 11 covering the pixel electrode 200 are sequentially formed by a patterning process.
  • the first common electrode 101 is formed in a region other than the data line Data by a patterning process.
  • the patterning process in the present disclosure may be referred to as including a photolithography process, or may include a photolithography process and an etching step, and may also include other processes for forming a predetermined pattern, such as printing, inkjet, and the like.
  • the photolithography process refers to a process of forming a pattern by using a photoresist, a mask, an exposure machine, or the like including a process of film formation, exposure, development, and the like.
  • the corresponding patterning process can be selected in accordance with the structure formed in the present disclosure.
  • the one-time patterning process in the embodiment of the present disclosure is an example in which different exposure regions are formed by one mask exposure process, and then multiple etching, ashing, and the like removal processes are performed on different exposure regions to finally obtain an intended pattern. .
  • the step of fabricating the second substrate 20 includes the following steps.
  • the second common electrode 102 is formed at least at a preset position by a patterning process.
  • the method for manufacturing the display panel further includes: S105, and the first substrate 10 and the second substrate 20 are paired with the box.
  • the preset position after the cartridge corresponds to the position of the data line Data, so that the orthographic projection of the second common electrode 102 on the first substrate 10 overlaps with the data line Data on the first substrate 10 after the cartridge is placed. region.
  • step S104 includes:
  • the material constituting the transparent conductive material layer includes at least one of indium tin oxide (ITO) and indium zinc oxide (IZO).
  • ITO indium tin oxide
  • IZO indium zinc oxide
  • each of the first strip-shaped sub-electrodes 1021 completely covers a corresponding one of the data lines Data.
  • the line width of the first strip-shaped sub-electrode 1021 is larger than the line width of the data line Data. In this way, the first strip-shaped sub-electrode 1021 can shield the electric field generated by the data line Data to the greatest extent, thereby avoiding the light leakage phenomenon caused by the liquid crystal deflection disorder caused by the electric field inconsistency around the data line Data.
  • each data line Data is completely covered with a first strip-shaped sub-electrode 1021 completely covered.
  • the method of fabricating the first substrate 10 further includes forming a plurality of gate lines Gate and a common electrode line Com as shown in FIG. 3 by a patterning process on the first substrate substrate 01. Based on this, since the second common electrode 102 is electrically connected to the first common electrode 101, the conductivity distribution of the second common electrode 102 on the second substrate 20 is made uniform.
  • the step S104 includes performing a patterning process on the transparent conductive material layer to form a plurality of second strip-shaped sub-electrodes 1022 arranged to intersect with the first strip-shaped sub-electrode 1021 as shown in FIG.
  • a second strip-shaped sub-electrode 1022 completely covers a gate line Gate or a common electrode line Com on the first substrate 10.
  • the first strip-shaped sub-electrode 1021 and the second strip-shaped sub-electrode 1022 are of the same material, the first strip-shaped sub-electrode 1021 is electrically connected to the second strip-shaped sub-electrode 1022.
  • the second common electrode 102 which can form a mesh shape, is disposed by the first strip-shaped sub-electrode 1021 and the second strip-shaped sub-electrode 1022, so that the second common electrode 102 has the same conduction performance in the lateral direction and the longitudinal direction, and the conductivity distribution is Evenly. Therefore, in the process of displaying the display panel, the common voltages of the respective sub-pixels are made equal, and the display uniformity is improved.
  • first common electrode 101 and the second common electrode 102 are electrically connected to each other.
  • the above step S105 includes: on the first substrate 10 or the second substrate 20, as shown in FIG.
  • the sealant 302 is formed by a patterning process.
  • the sealant 302 is uniformly distributed by the conductive gold ball 3021.
  • the conductive gold ball 3021 is for electrically connecting the first common electrode 101 and the second common electrode 102.
  • the material constituting the conductive gold ball 3021 is the same as described above, and will not be described herein.
  • first common electrode 101 on the first substrate 10 and the peripheral region of the second common electrode 102 on the second substrate 20 can be electrically connected by the sealant 302 provided with the conductive gold balls 3021.
  • the common voltage of the display area and the common voltage of the peripheral area are slightly different, which is disadvantageous for the improvement of display uniformity. Therefore, for example, the first common electrode 101 and the second common electrode 102 are electrically connected in the display region.
  • the method for fabricating the second substrate 20 further includes: as shown in FIG. 6 on the second substrate A plurality of spacers 303 are formed in the display area, the position of the spacers 303 corresponding to the position of the second strip-shaped sub-electrodes 1022, such that the second strip-shaped sub-electrodes 1022 completely cover the spacers 303.
  • the spacers 303 are used to support the first substrate 10 and the second substrate 20 so that the liquid crystal cell formed by the cartridge can maintain a certain thickness.
  • the second strip-shaped sub-electrode 1022 disposed at the position of the spacer 303 can be in contact with the first common electrode 101 on the first substrate 10, thereby The first common electrode 101 and the second common electrode 102 are electrically connected in the display area.
  • the materials constituting the spacer 303 are the same as those described above, and are not described herein again.
  • the method for fabricating the first substrate 10 further includes: forming a plurality of data lines Data as shown in FIG. 1 by one patterning process on the first substrate substrate 01, and The liner layer 304 is shown in FIG.
  • the position of the backing layer 304 corresponds to the position of the spacer 303.
  • the thickness of the film layer of the first substrate 10 near the surface of the second substrate 20 can be increased by the pad layer 304, so that the first substrate 10 can better match the spacer 303 located on the second substrate 20.
  • Contact which in turn helps to improve the uniformity of the gap (Gap) in the liquid crystal cell.
  • the height and distribution density of the spacers 303 can be appropriately reduced, and the preparation process of the spacers 303 can be simplified.
  • the data line Data and the pad layer 304 are formed by one patterning process, so that the preparation of the pad layer 304 can be completed while the data line Data is being formed, thereby achieving the purpose of simplifying the process of fabricating the pad layer 304.
  • Embodiments of the present disclosure provide a display panel, a method of fabricating the same, and a display device.
  • the display panel includes a first substrate and a second substrate disposed opposite to each other.
  • a first common electrode and a pixel electrode disposed in different layers are disposed on the first substrate, and the first common electrode is closer to the second substrate than the pixel electrode.
  • a second common electrode is disposed on the second substrate, and the second common electrode is electrically connected to the first common electrode.
  • the orthographic projection of the second common electrode on the first substrate has an overlapping area with the data line on the first substrate, and the front projection of the first common electrode on the first substrate has no overlapping area with the data line.
  • the first substrate is provided with both the first common electrode and the pixel electrode, and the pixel electrode is a planar electrode, and the first common electrode has a slit shape.
  • a multi-dimensional electric field is formed by the electric field generated by the edge of the slit electrode in the same plane and the electric field generated between the slit electrode and the planar electrode, so that the corresponding slits in the liquid crystal cell and the slit electrode and the surface All of the aligned liquid crystal molecules at the position between the electrodes can be rotated, thereby improving the working efficiency of the liquid crystal molecules and increasing the light transmission efficiency.
  • the display panel has a first common electrode on the first substrate and a second common electrode on the second substrate, and the orthographic projection of the first common electrode on the first substrate does not overlap with the data line
  • the second common electrode and the data line have overlapping regions, so that only the second common electrode can form a parasitic capacitance with the data line in the common electrode of the display panel, and the second common electrode and the data line are respectively located differently
  • a gap is required between the first substrate and the second substrate to fill the liquid crystal to form a liquid crystal layer.
  • the distance between the data line and the parasitic capacitance of the second common electrode is larger, so that the parasitic capacitance can be reduced, thereby reducing the influence of the RC delay of the parasitic capacitance on the display effect, and reducing The probability of a greening phenomenon in the display process.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Engineering & Computer Science (AREA)
  • Geometry (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Liquid Crystal (AREA)

Abstract

一种显示面板及其制作方法、显示装置。该显示面板包括相对设置的第一基板（10）和第二基板（20）。第一基板（10）上设置有异层设置的第一公共电极（101）和像素电极（200），第一公共电极（101）相对于像素电极（200）更靠近第二基板（20）。第二基板（20）上设置有第二公共电极（102），第二公共电极（102）与第一公共电极（101）电连接。第二公共电极（102）在第一基板（10）上的正投影与第一基板（10）上的数据线（Data）具有交叠区域，第一公共电极（101）在第一基板（10）上的正投影与数据线（Data）无交叠区域。

Description

显示面板及其制作方法、显示装置
相关专利申请
本申请主张于2017年4月28日提交的中国专利申请No.201710300556.6的优先权，其全部内容通过引用结合于此。
技术领域
本公开涉及显示技术领域，尤其涉及一种显示面板及其制作方法、显示装置。
背景技术
TFT-LCD(Thin Film Transistor Liquid Crystal Display，薄膜晶体管-液晶显示器)作为一种平板显示装置，因其具有体积小、功耗低、无辐射以及制作成本相对较低等特点，而越来越多地被应用于高性能显示领域当中。
发明内容
本公开实施例的一方面，提供一种显示面板，包括相对设置的第一基板和第二基板，其中所述第一基板上设置有异层设置的第一公共电极和像素电极，并且所述第一公共电极相对于所述像素电极更靠近所述第二基板；其中所述第二基板上设置有第二公共电极，并且所述第二公共电极与所述第一公共电极电连接；以及其中所述第二公共电极在所述第一基板上的正投影与所述第一基板上的数据线具有交叠区域，并且所述第一公共电极在所述第一基板上的正投影与所述数据线无交叠区域。
例如，所述第二公共电极包括多条与所述数据线平行的第一条状子电极，并且每条所述第一条状子电极完全覆盖相应一条所述数据线。
例如，所述第二公共电极还包括多条与所述第一条状子电极交叉设置且电连接的第二条状子电极，并且每条所述第二条状子电极完全覆盖所述第一基板上的相应一条栅线或相应一条公共电极线。
例如，所述第二基板上且在显示区域内设置有用于对所述第一基板和所述第二基板进行支撑的多个隔垫物，其中所述隔垫物位于所述 第二条状子电极背离所述第一基板的一侧，并且所述隔垫物与所述第二条状子电极的位置相对应。
例如，所述第一基板上，在所述第一公共电极背离所述第二基板的一侧设置有衬垫层，并且所述衬垫层与所述隔垫物位置相对应。
例如，该显示面板还包括位于所述第一基板与所述第二基板之间的封框胶，其中所述封框胶的一侧与所述第一公共电极相接触，并且另一侧与所述第二公共电极相接触；以及其中所述封框胶内均匀分布有导电金球，所述导电金球用于将所述第一公共电极与所述第二公共电极电连接。
例如，所述隔垫物包括金属材料。
例如，所述第二基板包括黑矩阵，所述第二公共电极位于所述黑矩阵靠近所述第一基板的一侧，并且所述第一条状子电极和所述第二条状子电极的线宽大于所述黑矩阵的线宽。
例如，所述第一条状子电极和所述黑矩阵的单边线宽之差为1.5μm-2.5μm。
本公开实施例的另一方面，提供一种显示装置包括任意一种如上所述的显示面板。
本公开实施例的又一方面，提供一种显示面板的制作方法，包括制作第一基板和第二基板，以及将所述第一基板与所述第二基板对盒。制作所述第一基板包括：在第一衬底基板上，通过构图工艺形成多条数据线；在形成有所述数据线的第一衬底基板上，通过构图工艺依次形成像素电极和覆盖所述像素电极的绝缘层；以及在形成有所述绝缘层的第一衬底基板上，通过构图工艺在所述数据线以外的区域形成第一公共电极。制作所述第二基板包括：在第二衬底基板上，通过构图工艺至少在预设位置形成第二公共电极。将所述第一基板与所述第二基板对盒包括，将所述基板与所述第二基板对盒，使得所述预设位置与所述数据线的位置相对应。
例如，至少在预设位置形成第二公共电极包括：在所述第二衬底基板上，形成透明导电材料层；以及对所述透明导电材料层进行构图工艺，以形成多条与所述数据线平行的第一条状子电极；其中所述第一基板与所述第二基板对盒后，每条所述第一条状子电极完全覆盖相应一条所述数据线。
例如，制作所述第一基板还包括：在所述第一衬底基板上，通过构图工艺形成多条栅线和公共电极线。在所述形成透明导电材料层之后，至少在预设位置形成第二公共电极还包括：对所述透明导电材料层进行构图工艺，以形成多条与所述第一条状子电极交叉设置的第二条状子电极，其中所述第一基板与所述第二基板对盒后，每条所述第二条状子电极完全覆盖相应一条所述栅线或相应一条所述公共电极线。
例如，在形成多条与所述第一条状子电极交叉设置的第二条状子电极之前，制作所述第二基板还包括：在第二衬底基板上且在显示区域内形成多个隔垫物，其中所述隔垫物的位置与所述第二条状子电极的位置相对应。
例如，在通过构图工艺形成覆盖所述像素电极的绝缘层之前，制作所述第一基板还包括：在所述第一衬底基板上，通过一次构图工艺形成所述多条数据线和衬垫层，其中所述衬垫层的位置与所述隔垫物的位置相对应。
例如，将所述第一基板与所述第二基板对盒包括：在所述第一基板或所述第二基板上，通过构图工艺形成封框胶，其中所述封框胶内均匀分布由导电金球，其中所述封框胶的一侧与所述第一公共电极相接触，并且另一侧与所述第二公共电极相接触，以及其中所述导电金球将所述第一公共电极与所述第二公共电极电连接。
附图说明
为了更清楚地说明本公开实施例或现有技术中的技术方案，下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本公开的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
图1为本公开实施例提供的一种显示面板的纵向截面示意图；
图2为与1中第一基板的俯视图；
图3为图1中第二基板上的第二公共电极的结构示意图；
图4为本公开实施例提供的一种显示面板的俯视图；
图5为图4中显示面板的局部结构示意图；
图6为沿图2中的E-E进行剖切得到的第一基板的局部结构与沿 图3中的F-F进行剖切得到的第二基板的局部结构对盒后的示意图；
图7为本公开实施例提供的一种显示面板的制作方法流程图；以及
图8为图7中步骤S104的具体过程示意图。
具体实施方式
下面将结合本公开实施例中的附图，对本公开实施例中的技术方案进行清楚、完整地描述，显然，所描述的实施例仅仅是本公开一部分实施例，而不是全部的实施例。基于本公开中的实施例，本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例，都属于本公开保护的范围。
附图标记：01-第一衬底基板；02-第二衬底基板；10-第一基板；20-第二基板；101-第一公共电极；102-第二公共电极；1021-第一条状子电极；1022-第二条状子电极；200-像素电极；300-滤色层；301-黑矩阵；302-封框胶；3021-导电金球；303-隔垫物；304-衬垫层；11-绝缘层。
TFT-LCD中设置有像素电极和公共电极，通过控制像素电极和公共电极产生电场的大小，达到控制液晶偏转方向的目的。为了提高像素开口率，本领域技术人员提出一种高开口率的高级超维场转换模式(High Aperture Advanced Super Dimensional Switch，HADS)型液晶显示器。然而HADS型液晶显示器中数据线与公共电极的交叠面积较大，因此数据线与公共电极之间产生的寄生电容较大。因此受到该寄生电容RC delay的影响，使得面板内的公共电压会随着与公共电压输入端距离的增加而衰减，从而导致距离公共电压输入端较远区域的公共电极充入的公共电压较小，使得上述区域在显示过程中出现泛绿(Greenish)的现象较严重。并且随着分辨率的提升，上述泛绿现象会越来越严重，从而降低了显示品质。
图1为沿图2中的B-B进行剖切得到的横截面图。本公开实施例提供一种显示面板，如图1所示，包括相对设置的第一基板10和第二基板20。第一基板10上设置有异层设置的第一公共电极101和像素电极200。第一公共电极101相对于像素电极200更靠近第二基板20。此外，第一公共电极101在第一基板10上的正投影与该第一基板10 上的数据线Data无交叠区域。
需要说明的是，第一基板10为阵列基板，并且第二基板20对盒基板。第一基板10与第二基板20对盒后形成液晶盒，用于注入液晶层。当第二基板20上设置有滤色层300时，该滤色层300可以对设置于显示面板非出光侧的背光源发出的白光进行滤色，以使得上述显示面板能够显示彩色画面。在此情况下，该第二基板20为彩膜基板。上述滤色层300包括多个呈矩阵形式排列的滤色单元，每个滤色单元包括至少三个滤色子单元，例如R(红色)滤色子单元、G(绿色)滤色子单元以及B(蓝色)滤色子单元。
此外，第一公共电极101如图2所示为狭缝状电极，并且与第一公共电极101异层设置于第一基板10上的像素电极200为面状电极。该像素电极200连接到TFT的源极或漏极，以接收数据线Data输出的数据电压。此外，第一公共电极101通过过孔与公共电极线Com相连接，以接收公共电极线Com输出的公共电压。
在此基础上，第二基板20上设置有第二公共电极102。该第二公共电极102与第一公共电极101电连接，以使得第二公共电极102与第一公共电极101等电位。这降低了电位差异导致显示不均现象的发生几率。
当第一基板10与第二基板20对盒后，该第二公共电极102在第一基板10上的正投影与第一基板10上的数据线Data具有交叠区域。
需要说明的是，上述第二公共电极102在第一基板10上的正投影与数据线Data的交叠区域，可以是上述正投影的一部分与一条数据线Data的全部或者部分交叠的区域；或者是上述正投影的全部与该数据线Data的全部或者部分交叠的区域，本公开对此不做限定。
由上述可知，一方面，第一基板10上既设置有第一公共电极101，又设置有像素电极200，并且像素电极200为面状电极，第一公共电极101为狭缝状。这样一来，通过同一平面内狭缝状电极边缘所产生的电场以及狭缝状电极与面状电极间产生的电场形成多维电场，使液晶盒内对应狭缝间，以及狭缝状电极与面状电极之间位置处的所有取向液晶分子都能够产生旋转，从而提高了液晶分子的工作效率，并增大了透光效率。
另一方面，由于该显示面板具有位于第一基板10上的第一公共电 极101和位于第二基板20上的第二公共电极102，并且第一公共电极101在第一基板10上的正投影与数据线Data无交叠区域，而第二公共电极102与数据线Data具有交叠区域。因此该显示面板的公共电极中能够与上述数据线Data构成寄生电容的只有第二公共电极102。该第二公共电极102与该数据线Data分别位于不同的基板上。第一基板10与第二基板20对盒后，该第一基板10与该第二基板20之间需要具有一定的间隙，以充入液晶形成液晶层。因此上述数据线Data与第二公共电极102构成的寄生电容的上、下基板的距离较大。这样一来可以减小上述寄生电容，从而可以减小该寄生电容的RC delay对显示效果的影响，降低显示过程中出现泛绿现象的几率。
又一方面，第二基板20上设置有导电的第二公共电极102，并且该第二公共电极102与第一公共电极101电连接。因此该显示面板在制作或使用的过程中产生的静电可以由第二基板20上的第二公共电极102导出至第一公共电极101，在再由该第一公共电极101将静电导出至接地端，从而降低了第二基板20出现静电击穿现象的产生几率。
以下对第二公共电极102的设置方式进行举例说明。
第二公共电极102在第一基板10上的正投影与第一基板10上的数据线Data具有交叠区域。因此例如如图3所示，该第二公共电极102包括多条与数据线Data平行的第一条状子电极1021。此外，当第一基板10与第二基板20对盒后，每条第一条状子电极1021完全覆盖每条数据线Data。需要说明的是，图3中被覆盖的图案采用虚线表示
在此情况下，由于第一条状子电极1021完全覆盖一条数据线Data，因此第一条状子电极1021的线宽大于数据线Data的线宽。具体的，如图3所示，当第一条状子电极1021的线宽大于该数据线Data的线宽时，该第一条状子电极1021在第一基板10上的正投影的一部分与该数据线Data的全部交叠。可替换地，当第一条状子电极1021的线宽等于该数据线Data的线宽时，该第一条状子电极1021在第一基板10上的正投影的全部与该数据线Data的全部交叠。这样一来，该第一条状子电极1021可以最大程度的对数据线Data产生的电场进行屏蔽，从而可以避免数据线Data周边由于电场不一致导致液晶偏转错乱而引发的漏光现象。
在此情况下，上述漏光现象得到了有效的遏制。因此第二基板20 上的黑矩阵301(如图1所示)的线宽可以适当的减小。即，与数据线Data位置相对应的黑矩阵301的线宽可以与该数据线Data相同或近似相同，从而有利于获得较好的开口率。
基于此，由于第一条状子电极1021的线宽大于数据线Data的线宽，因此第一条状子电极1021的线宽大于黑矩阵301的线宽。上述第二公共电极102位于黑矩阵301靠近第一基板10的一侧。具体的，第一条状子电极1021的单边线宽与黑矩阵301单边线宽之差为1.5μm～2.5μm。此处的第一条状子电极1021的单边线宽不是指总线宽，而是指在该第一条状子电极的延伸方向的任一侧处的线宽。对于条形的第一条状子电极而言，单边线宽指其总线宽的一半。
由上述可知，为了最大程度的降低数据线Data与第二公共电极102构成的寄生电容。例如每一条数据线Data被相应一条第一条状子电极1021完全覆盖。
在此基础上，由于第二公共电极102与第一公共电极101电连接，因此为了使得第二基板20上的第二公共电极102的导电性分布均匀，例如，该第二公共电极102还包括多条与第一条状子电极1021交叉设置的第二条状子电极1022。此外，在第一基板10与第二基板20对盒后，一条第二条状子电极1022完全覆盖第一基板10上的一条栅线Gate或一条公共电极线Com。上述第一条状子电极1021与第二条状子电极1022同层同材料，以使得第一条状子电极1021与第二条状子电极1022电连接。
栅线Gate与数据线Data交叉设置，并且公共电极线Com与栅线Gate平行设置。
这样一来，由第一条状子电极1021和第二条状子电极1022交叉设置可以构成网状的第二公共电极102，使得第二公共电极102在横向和纵向的导通性能相当，导电性分布均匀。在该显示面板显示的过程中，使得各个亚像素的公共电压相等，提高显示均匀性。
以下对上述第一公共电极101与第二公共电极102电连接的方式进行举例说明。
一方面，为了使得第一公共电极101与第二公共电极102在该显示面板的非显示区域电连接，例如，该显示面板如图4所示还包括位于第一基板10与第二基板20之间的封框胶302。该封框胶302的一侧 与第一基板10上的第一公共电极101相接触，另一侧与第二基板20上网状的第二公共电极102相接触。
图5为图4中C区域的局部放大图。如图5所示，封框胶302内均匀分布有导电金球3021，上述导电金球3021用于将第一公共电极101与第二公共电极102电连接。构成上述导电金球3021的材料可以为电阻率较低的金属材料，例如金属银或金属铜中的任意一种。
这样一来，通过设置有上述导电金球3021的封框胶302可以将位于第一基板10上的第一公共电极101和位于第二基板20上的第二公共电极102的周边区域电连接。
在此基础上，由于受到数据线Data与第二公共电极102构成的电容的影响，使得显示区域的公共电压与周边区域的公共电压具有微小差异，从而不利于显示均匀性的提升。因此，例如，在显示区域将第一公共电极101与第二公共电极102电连接。
具体的，沿如图2所示的E-E进行剖切得到如图6下部所示的第一基板10的部分截面图。此外，沿如图3所示的F-F进行剖切得到如图6上部所示的第二基板20的部分截面图。基于此，如图6所示，该第二基板20上在显示区域内设置有多个隔垫物303。该隔垫物303位于第二条状子电极1022背离第一基板10的一侧，并且与第二条子电极1022的位置相对应，以使得该第二条状子电极1022将隔垫物303完全覆盖。当第一基板10与第二基板20对盒后，隔垫物303用于对第一基板10和第二基板20进行支撑，以使得对盒形成的液晶盒能够保持一定的盒厚。
这样一来，在第一基板10与第二基板20对盒后，设置有隔垫物303位置处的第二条状子电极1022能够与第一基板10上的第一公共电极101相接触，从而实现第一公共电极101与第二公共电极102在显示区域电连接。
此外，由于隔垫物303与第二条子电极1022的位置相对应，而第二条子电极1022与第一基板10上的栅线Gate或公共电极线Com的位置相对应。因此，当第一基板10与第二基板20对盒后，即使第一公共电极101与第二公共电极102通过隔垫物303相接触，使得栅线Gate或公共电极线Com与第二公共电极102之间的距离减小，而与数据线Data位置相对应的第二公共电极102与该数据线Data之间仍然具有一 定的距离，即上述盒厚。因此，即使通过隔垫物303将显示区域的第一公共电极101与第二公共电极102电连接，也不会增加第二公共电极102与数据线Data之间的寄生电容。
需要说明的是，本公开实施例中可以在每个亚像素对应上述第二条状子电极1022的位置设置一个隔垫物303，或者多个亚像素设置一个隔垫物303。本公开对隔垫物303的分布不做限定，通常能够确保隔垫物303分布均匀即可。
此外，构成隔垫物303的材料可以为树脂材料。可替换地，由于第一公共电极101与第二公共电极102通常采用透明导电材料构成，该透明导电材料的电阻率较大。因此为了提高第一公共电极101与第二公共电极102的导通效率，例如，构成隔垫物303的材料可以为电阻率较低的金属材料，从而可以将第二公共电极102的电阻率。
在此基础上，例如如图6所示，第一基板10上，在第一公共电极101背离第二基板10的一侧设置有衬垫层304。该衬垫层304与隔垫物303位置相对应。衬垫层304可以增加第一基板10靠近第二基板20一侧表面的膜层厚度，使得第一基板10能够更好的与位于第二基板20上的隔垫物303相接触，进而有利于提高液晶盒内间隙(Gap)的均匀性。在此情况下，可以适当减小隔垫物303的高度和分布密度，简化隔垫物303的制备工艺。
在此基础上，为了简化制作衬垫层304的工艺，例如该衬垫层304与数据线Data同层同材料。从而可以在制作数据线Data的同时，完成衬垫层304的制备。
此外，上述第一公共电极101通过另一过孔与公共电极线Com相连接，以使得该第一公共电极101能够接收到公共电极线Com输出的公共电压。
本公开实施例提供一种显示装置，包括如上所述的任意一种显示面板。具有与前述实施例提供的显示面板相同的有益效果，此处不再赘述。
需要说明的是，在本公开实施例中，显示装置具体可以包括液晶显示装置，例如该显示装置可以为液晶显示器、液晶电视、数码相框、手机或平板电脑等任何具有显示功能的产品或者部件。
本公开实施例提供一种显示面板的制作方法，包括制作如图1所 示的第一基板10和第二基板20的步骤。
如图7所示，制作第一基板10的步骤包括如下步骤。
S101、在第一衬底基板01上，通过构图工艺形成多条数据线Data。
S102、在形成有数据线Data的第一衬底基板01上，通过构图工艺依次形成像素电极200和覆盖像素电极200的绝缘层11。
S103、在形成有绝缘层11的第一衬底基板01上，通过构图工艺在数据线Data以外的区域形成第一公共电极101。
需要说明的是，在本公开中的构图工艺可指包括光刻工艺，或者包括光刻工艺以及刻蚀步骤，同时还可以包括打印、喷墨等其他用于形成预定图形的工艺。光刻工艺是指包括成膜、曝光、显影等工艺过程的利用光刻胶、掩模板、曝光机等形成图形的工艺。可根据本公开中所形成的结构选择相应的构图工艺。
本公开实施例中的一次构图工艺，是以通过一次掩膜曝光工艺形成不同的曝光区域，然后对不同的曝光区域进行多次刻蚀、灰化等去除工艺最终得到预期图案为例进行的说明。
此外，制作第二基板20的步骤包括如下步骤。
S104、在第二衬底基板02上，通过构图工艺至少在预设位置形成第二公共电极102。
在此基础上，上述显示面板的制作方法还包括：S105、将第一基板10与第二基板20对盒。
对盒后上述预设位置与数据线Data的位置相对应，以使得对盒后，该第二公共电极102在第一基板10上的正投影与第一基板10上的数据线Data具有交叠区域。
需要说明的是，上述显示面板的制作方法与前述实施例提供的显示面板具有相同的有益效果，此处不再赘述。
以下对制作第二公共电极102的步骤进行举例说明。
如图8所示，上述步骤S104包括：
S201、在第二衬底基板02上，形成透明导电材料层。
构成透明导电材料层的材料包括氧化铟锡(ITO)、氧化铟锌(IZO)中的至少一种。
S202、对透明导电材料层进行构图工艺，形成如图3所示的多条与数据线Data平行的第一条状子电极1021。
当第一基板10与第二基板20对盒后，每一条第一条状子电极1021完全覆盖相应一条数据线Data。
在此情况下，由于第一条状子电极1021完全覆盖一条数据线Data，因此第一条状子电极1021的线宽大于数据线Data的线宽。这样一来，该第一条状子电极1021可以最大程度的对数据线Data产生的电场进行屏蔽，从而可以避免数据线Data周边由于电场不一致导致液晶偏转错乱而引发的漏光现象。
由上述可知，为了最大程度的降低数据线Data与第二公共电极102构成的寄生电容。例如每一条数据线Data完全覆盖有一条第一条状子电极1021完全覆盖。
在此基础上，制作第一基板10的方法还包括在第一衬底基板01上，通过构图工艺形成如图3所示的多条栅线Gate和公共电极线Com。基于此，由于第二公共电极102与第一公共电极101电连接，因此为了使得第二基板20上的第二公共电极102的导电性分布均匀。例如，在上述步骤S201之后，上述步骤S104包括对透明导电材料层进行构图工艺，形成如图3所示的多条与第一条状子电极1021交叉设置的第二条状子电极1022。
当第一基板10与第二基板20对盒后，一条第二条状子电极1022完全覆盖第一基板10上的一条栅线Gate或一条公共电极线Com。此外，由于第一条状子电极1021与第二条状子电极1022同层同材料，因此第一条状子电极1021与第二条状子电极1022电连接。
这样一来，由第一条状子电极1021和第二条状子电极1022交叉设置可以构成网状的第二公共电极102，使得第二公共电极102在横向和纵向的导通性能相当，导电性分布均匀。从而在该显示面板显示的过程中，使得各个亚像素的公共电压相等，提高显示均匀性。
以下对上述第一公共电极101与第二公共电极102电连接的方式进行举例说明。
一方面，为了使得第一公共电极101与第二公共电极102在该显示面板的非显示区域电连接，例如上述步骤S105包括：如图4所示，在第一基板10或第二基板20上，通过构图工艺形成封框胶302。该封框胶302内均匀分布由导电金球3021。
该封框胶302的一侧与第一基板10上的第一公共电极101相接触， 另一侧与第二基板20上网状的第二公共电极102相接触。该导电金球3021用于将第一公共电极101与第二公共电极102电连接。构成导电金球3021的材料同上所述，此处不再赘述。
这样一来，通过设置有上述导电金球3021的封框胶302可以将位于第一基板10上的第一公共电极101和位于第二基板20上的第二公共电极102的周边区域电连接。
在此基础上，由于受到数据线Data与第二公共电极102构成的电容的影响，使得显示区域的公共电压与周边区域的公共电压具有微小差异，从而不利于显示均匀性的提升。因此，例如，在显示区域将第一公共电极101与第二公共电极102电连接。
具体的，在形成多条与第一条状子电极1021交叉设置的第二条状子电极1022之前，制作第二基板20的方法还包括：如图6所示，在第二衬底基板02上且在显示区域内形成多个隔垫物303，该隔垫物303的位置与第二条状子电极1022的位置相对应，以使得该第二条状子电极1022将隔垫物303完全覆盖。
当第一基板10与第二基板20对盒后，隔垫物303用于对第一基板10和第二基板20进行支撑，以使得对盒形成的液晶盒能够保持一定的盒厚。
这样一来，在第一基板10与第二基板20对盒后，设置有隔垫物303位置处的第二条状子电极1022能够与第一基板10上的第一公共电极101相接触，从而实现第一公共电极101与第二公共电极102在显示区域电连接。
此外，构成隔垫物303的材料同上所述，此处不再赘述。
在此基础上，例如，上述步骤S102之前，制作第一基板10的方法还包括：在第一衬底基板01上，通过一次构图工艺形成多条如图1所示的数据线Data，以及如图6所示的衬垫层304。
衬垫层304的位置与隔垫物303的位置相对应。
这样一来，通过衬垫层304可以增加第一基板10靠近第二基板20一侧表面的膜层厚度，使得第一基板10能够更好的与位于第二基板20上的隔垫物303相接触，进而有利于提高液晶盒内间隙(Gap)的均匀性。在此情况下，可以适当减小隔垫物303的高度和分布密度，简化隔垫物303的制备工艺。
在此基础上，数据线Data与衬垫层304通过一次构图工艺形成，从而可以在制作数据线Data的同时，完成衬垫层304的制备，达到简化制作衬垫层304的工艺的目的。
本公开实施例提供一种显示面板及其制作方法、显示装置。该显示面板包括相对设置的第一基板和第二基板。第一基板上设置有异层设置的第一公共电极和像素电极，第一公共电极相对于像素电极更靠近第二基板。第二基板上设置有第二公共电极，第二公共电极与第一公共电极电连接。第二公共电极在第一基板上的正投影与第一基板上的数据线具有交叠区域，第一公共电极在第一基板上的正投影与数据线无交叠区域。
由上述可知，一方面，第一基板上既设置有第一公共电极，又设置有像素电极，并且像素电极为面状电极，第一公共电极为狭缝状。这样一来，通过同一平面内狭缝状电极边缘所产生的电场以及狭缝状电极与面状电极间产生的电场形成多维电场，使液晶盒内对应狭缝间，以及狭缝状电极与面状电极之间位置处的所有取向液晶分子都能够产生旋转，从而提高了液晶分子的工作效率，并增大了透光效率。另一方面，由于该显示面板的具有位于第一基板的第一公共电极和位于第二基板上的第二公共电极，并且第一公共电极在第一基板上的正投影与数据线无交叠区域，第二公共电极与数据线具有交叠区域，因此该显示面板的公共电极中能够与上述数据线构成寄生电容的只有第二公共电极，而该第二公共电极与该数据线分别位于不同的基板上，并且第一基板与第二基板对盒后，该第一基板与该第二基板之间需要具有一定的间隙，以充入液晶形成液晶层。因此上述数据线与第二公共电极构成的寄生电容的上、下基板的距离较大，这样一来可以减小上述寄生电容，从而可以减小该寄生电容的RC delay对显示效果的影响，降低显示过程中出现泛绿现象的几率。
以上所述，仅为本公开的具体实施方式，但本公开的保护范围并不局限于此，任何熟悉本技术领域的技术人员在本公开揭露的技术范围内，可轻易想到变化或替换，都应涵盖在本公开的保护范围之内。因此，本公开的保护范围应以所述权利要求的保护范围为准。

Claims (16)

  1. 一种显示面板，包括相对设置的第一基板和第二基板；其中所述第一基板上设置有异层设置的第一公共电极和像素电极，并且所述第一公共电极相对于所述像素电极更靠近所述第二基板；
    其中所述第二基板上设置有第二公共电极，并且所述第二公共电极与所述第一公共电极电连接；以及
    其中所述第二公共电极在所述第一基板上的正投影与所述第一基板上的数据线具有交叠区域，并且所述第一公共电极在所述第一基板上的正投影与所述数据线无交叠区域。
  2. 根据权利要求1所述的显示面板，其中所述第二公共电极包括多条与所述数据线平行的第一条状子电极，并且每条所述第一条状子电极完全覆盖相应一条所述数据线。
  3. 根据权利要求2所述的显示面板，其中所述第二公共电极还包括多条与所述第一条状子电极交叉设置且电连接的第二条状子电极，并且每条所述第二条状子电极完全覆盖所述第一基板上的相应一条栅线或相应一条公共电极线。
  4. 根据权利要求3所述的显示面板，其中所述第二基板上且在显示区域内设置有用于对所述第一基板和所述第二基板进行支撑的多个隔垫物，其中所述隔垫物位于所述第二条状子电极背离所述第一基板的一侧，并且所述隔垫物与所述第二条状子电极的位置相对应。
  5. 根据权利要求4所述的显示面板，其中所述第一基板上，在所述第一公共电极背离所述第二基板的一侧设置有衬垫层，并且所述衬垫层与所述隔垫物位置相对应。
  6. 根据权利要求1-5中任一项所述的显示面板，还包括位于所述第一基板与所述第二基板之间的封框胶，其中所述封框胶的一侧与所述第一公共电极相接触，并且另一侧与所述第二公共电极相接触；以及
    其中所述封框胶内均匀分布有导电金球，所述导电金球用于将所述第一公共电极与所述第二公共电极电连接。
  7. 根据权利要求4或5所述的显示面板，其中所述隔垫物包括金属材料。
  8. 根据权利要求3所述的显示面板，其中所述第二基板包括黑矩阵，所述第二公共电极位于所述黑矩阵靠近所述第一基板的一侧，并且所述第一条状子电极和所述第二条状子电极的线宽大于所述黑矩阵的线宽。
  9. 根据权利要求8所述的显示面板，其中所述第一条状子电极和所述黑矩阵的单边线宽之差为1.5μm-2.5μm。
  10. 一种显示装置，包括如权利要求1-9中任一项所述的显示面板。
  11. 一种显示面板的制作方法，包括制作第一基板和制作第二基板，以及将所述第一基板与所述第二基板对盒，
    其中制作所述第一基板包括：
    在第一衬底基板上，通过构图工艺形成多条数据线；
    在形成有所述数据线的第一衬底基板上，通过构图工艺依次形成像素电极和覆盖所述像素电极的绝缘层；以及
    在形成有所述绝缘层的第一衬底基板上，通过构图工艺在所述数据线以外的区域形成第一公共电极，
    其中制作所述第二基板包括：
    在第二衬底基板上，通过构图工艺至少在预设位置形成第二公共电极，以及
    其中将所述第一基板与所述第二基板对盒包括，将所述基板与所述第二基板对盒，使得所述预设位置与所述数据线的位置相对应。
  12. 根据权利要求11所述的制作方法，其中至少在预设位置形成第二公共电极包括：
    在所述第二衬底基板上，形成透明导电材料层；以及
    对所述透明导电材料层进行构图工艺，以形成多条与所述数据线平行的第一条状子电极，其中所述第一基板与所述第二基板对盒后，每条所述第一条状子电极完全覆盖相应一条所述数据线。
  13. 根据权利要求12所述的制作方法，其中制作所述第一基板还包括：在所述第一衬底基板上，通过构图工艺形成多条栅线和公共电极线，以及
    其中在所述形成透明导电材料层之后，至少在预设位置形成第二公共电极还包括：对所述透明导电材料层进行构图工艺，以形成多条与所述第一条状子电极交叉设置的第二条状子电极，其中所述第一基 板与所述第二基板对盒后，每条所述第二条状子电极完全覆盖相应一条所述栅线或相应一条所述公共电极线。
  14. 根据权利要13所述的制作方法，其中在形成多条与所述第一条状子电极交叉设置的第二条状子电极之前，制作所述第二基板还包括：在第二衬底基板上且在显示区域内形成多个隔垫物，其中所述隔垫物的位置与所述第二条状子电极的位置相对应。
  15. 根据权利要14所述的制作方法，其中在通过构图工艺形成覆盖所述像素电极的绝缘层之前，制作所述第一基板还包括：
    在所述第一衬底基板上，通过一次构图工艺形成所述多条数据线和衬垫层，其中所述衬垫层的位置与所述隔垫物的位置相对应。
  16. 根据权利要求11-15中任一项所述的制作方法，其中将所述第一基板与所述第二基板对盒包括：
    在所述第一基板或所述第二基板上，通过构图工艺形成封框胶，其中所述封框胶内均匀分布由导电金球，
    其中所述封框胶的一侧与所述第一公共电极相接触，并且另一侧与所述第二公共电极相接触，以及
    其中所述导电金球将所述第一公共电极与所述第二公共电极电连接。
PCT/CN2018/071136 2017-04-28 2018-01-04 显示面板及其制作方法、显示装置 WO2018196438A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/074,192 US11287711B2 (en) 2017-04-28 2018-01-04 Display panel, method for manufacturing the same and display device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201710300556.6 2017-04-28
CN201710300556.6A CN106886108B (zh) 2017-04-28 2017-04-28 一种显示面板及其制作方法、显示装置

Publications (1)

Publication Number Publication Date
WO2018196438A1 true WO2018196438A1 (zh) 2018-11-01

Family

ID=59183850

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/071136 WO2018196438A1 (zh) 2017-04-28 2018-01-04 显示面板及其制作方法、显示装置

Country Status (3)

Country Link
US (1) US11287711B2 (zh)
CN (1) CN106886108B (zh)
WO (1) WO2018196438A1 (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106886108B (zh) 2017-04-28 2020-07-10 京东方科技集团股份有限公司 一种显示面板及其制作方法、显示装置
CN107422547A (zh) 2017-08-22 2017-12-01 京东方科技集团股份有限公司 一种显示面板及显示装置
CN107688258B (zh) * 2017-09-11 2020-11-13 深圳市华星光电技术有限公司 显示面板及其制作方法
US20200019026A1 (en) * 2018-07-10 2020-01-16 Sharp Kabushiki Kaisha Liquid crystal display panel
CN111290182A (zh) * 2020-03-16 2020-06-16 深圳市华星光电半导体显示技术有限公司 液晶显示面板

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130271683A1 (en) * 2012-04-13 2013-10-17 Samsung Display Co., Ltd. Display apparatus
CN103926759A (zh) * 2014-04-28 2014-07-16 昆山龙腾光电有限公司 液晶显示装置
CN103941453A (zh) * 2014-04-09 2014-07-23 合肥京东方光电科技有限公司 一种阵列基板、显示面板和显示装置
CN105093754A (zh) * 2015-08-21 2015-11-25 重庆京东方光电科技有限公司 一种tft-lcd阵列基板及其制作方法、显示装置
CN106054471A (zh) * 2016-08-12 2016-10-26 京东方科技集团股份有限公司 一种平面场阵列基板及显示装置
CN106886108A (zh) * 2017-04-28 2017-06-23 京东方科技集团股份有限公司 一种显示面板及其制作方法、显示装置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7016002B2 (en) * 2000-08-29 2006-03-21 Lg.Philips Lcd Co., Ltd. In-plane switching mode liquid crystal display device
CN103534643B (zh) * 2011-05-30 2016-03-23 京瓷株式会社 液晶显示装置以及其制造方法
WO2014103911A1 (ja) * 2012-12-28 2014-07-03 シャープ株式会社 液晶ディスプレイ
CN104142592A (zh) * 2013-05-07 2014-11-12 友达光电股份有限公司 液晶显示面板及其制造方法
WO2014181494A1 (ja) * 2013-05-09 2014-11-13 パナソニック液晶ディスプレイ株式会社 液晶表示装置及びその製造方法
KR102415510B1 (ko) * 2015-10-12 2022-07-01 삼성디스플레이 주식회사 표시 장치
CN106019733A (zh) * 2016-08-01 2016-10-12 京东方科技集团股份有限公司 一种阵列基板、显示面板及显示装置

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130271683A1 (en) * 2012-04-13 2013-10-17 Samsung Display Co., Ltd. Display apparatus
CN103941453A (zh) * 2014-04-09 2014-07-23 合肥京东方光电科技有限公司 一种阵列基板、显示面板和显示装置
CN103926759A (zh) * 2014-04-28 2014-07-16 昆山龙腾光电有限公司 液晶显示装置
CN105093754A (zh) * 2015-08-21 2015-11-25 重庆京东方光电科技有限公司 一种tft-lcd阵列基板及其制作方法、显示装置
CN106054471A (zh) * 2016-08-12 2016-10-26 京东方科技集团股份有限公司 一种平面场阵列基板及显示装置
CN106886108A (zh) * 2017-04-28 2017-06-23 京东方科技集团股份有限公司 一种显示面板及其制作方法、显示装置

Also Published As

Publication number Publication date
US20210208464A1 (en) 2021-07-08
CN106886108A (zh) 2017-06-23
CN106886108B (zh) 2020-07-10
US11287711B2 (en) 2022-03-29

Similar Documents

Publication Publication Date Title
WO2018196438A1 (zh) 显示面板及其制作方法、显示装置
US8421973B2 (en) Liquid crystal display device
CN102645804B (zh) 一种阵列基板及制造方法和显示装置
CN104216183B (zh) 一种阵列基板及其制备方法、显示装置
KR102063983B1 (ko) 금속 산화물 반도체를 포함하는 박막 트랜지스터 기판 및 그 제조 방법
WO2016011726A1 (zh) 阵列基板及其制备方法、显示装置
KR20130015737A (ko) 액정표시장치
JP2005266011A (ja) カラーフィルタ基板及びそれを用いた表示装置
KR20130015734A (ko) 액정표시장치
US20150294986A1 (en) Array substrate, manufacturing method thereof, and display device
US8665413B2 (en) Thin film transistor array panel, liquid crystal display, and manufacturing method thereof
WO2014131238A1 (zh) 阵列基板及其制作方法、显示面板及其制作方法
KR101799938B1 (ko) 액정표시장치
WO2015081675A1 (zh) 基板及其制作方法、显示装置
US20150116605A1 (en) Display panel
WO2017049865A1 (zh) 阵列基板、显示装置及其制作方法
US9835921B2 (en) Array substrate, manufacturing method thereof and display device
KR20130030975A (ko) 액정표시장치
CN107479264A (zh) 显示面板和显示装置
KR20140086395A (ko) 액정 디스플레이 장치 및 그 제조방법
CN107688258B (zh) 显示面板及其制作方法
US20100315573A1 (en) Liquid crystal panel, application and manufacturing method thereof
KR101988006B1 (ko) 산화물 반도체를 포함하는 박막 트랜지스터 기판 및 그 제조 방법
US20160005369A1 (en) Display panel and manufacturing method thereof, display device
US20160274404A1 (en) Display panel, display device, and method for manufacturing display panel

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18789899

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18789899

Country of ref document: EP

Kind code of ref document: A1

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 03.04.2020)

122 Ep: pct application non-entry in european phase

Ref document number: 18789899

Country of ref document: EP

Kind code of ref document: A1