WO2018018425A1 - Method and system for allocating threads of multi-kernel chip - Google Patents
Method and system for allocating threads of multi-kernel chip Download PDFInfo
- Publication number
- WO2018018425A1 WO2018018425A1 PCT/CN2016/091786 CN2016091786W WO2018018425A1 WO 2018018425 A1 WO2018018425 A1 WO 2018018425A1 CN 2016091786 W CN2016091786 W CN 2016091786W WO 2018018425 A1 WO2018018425 A1 WO 2018018425A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- threads
- core
- new
- thread
- maximum power
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
Definitions
- the present invention relates to the field of electronic chips, and in particular, to a multi-core chip thread allocation method and system.
- the chip also has its own unique place. In a broad sense, as long as it is a semiconductor wafer manufactured by microfabrication, it can be called a chip, and there is no circuit inside.
- a semiconductor light source chip for example, a mechanical chip such as a MEMS gyroscope; or a biochip such as a DNA chip.
- the intersection of the chip and the integrated circuit is on the "circuit on the silicon wafer.”
- the chipset is a series of interrelated chipsets that are interdependent and can play a bigger role, such as the processor inside the computer and the North-South Bridge chipset, the RF, baseband and power management chipset in the phone. .
- a multi-core chip thread allocation method is provided, which solves the disadvantage that the prior art thread allocation is unreasonable.
- a multi-core chip thread allocation method comprising the following steps:
- the new thread is evenly distributed to the core that can receive the new thread.
- the method further includes:
- the method further includes:
- the operating frequency of each core is adjusted according to the number of threads.
- a multi-core chip thread allocation system comprising:
- An obtaining unit configured to obtain a maximum power of each core in the multicore and a current number of threads
- a determining unit configured to determine, according to the maximum power and the current number of threads, whether the new thread can be enabled
- system further includes:
- the stop unit is used to stop receiving new external threads if all cores cannot receive new threads.
- system further includes:
- An adjustment unit for adjusting the operating frequency of each core according to the number of threads.
- the technical solution provided by the specific embodiment of the present invention acquires the maximum power of each core in the multi-core and the current number of threads, and determines whether it can be a new thread according to the maximum power and the current number of threads. If a new thread can be received, the new solution will be new.
- the thread is evenly distributed to the core that can receive the new thread, so it has the advantage of reasonable thread allocation.
- FIG. 1 is a flowchart of a method for allocating a multi-core chip thread according to the present invention
- FIG. 2 is a structural diagram of a multi-core chip thread allocation system according to the present invention.
- FIG. 1 is a flowchart of a method for allocating a multi-core chip thread according to a first preferred embodiment of the present invention.
- the method is implemented by an electronic chip.
- the method is as shown in FIG. 1 and includes the following steps:
- Step S101 Acquire maximum power of each core in the multi-core and the current number of threads
- Step S102 determining, according to the maximum power and the current number of threads, whether the new thread can be enabled
- Step S103 if a new thread can be received, the new thread is evenly distributed to the core capable of receiving the new thread.
- the technical solution provided by the specific embodiment of the present invention acquires the maximum power of each core in the multi-core and the current number of threads, and determines whether it can be a new thread according to the maximum power and the current number of threads. If a new thread can be received, the new solution will be new.
- the thread is evenly distributed to the core that can receive the new thread, so it has the advantage of reasonable thread allocation.
- the foregoing method may further include:
- the foregoing method may further include:
- the operating frequency of each core is adjusted according to the number of threads.
- FIG. 2 is a multi-core chip thread distribution system according to a first preferred embodiment of the present invention.
- the system includes:
- An obtaining unit 201 configured to acquire a maximum power of each core in the multicore and a current thread number
- the determining unit 202 is configured to determine, according to the maximum power and the current number of threads, whether the new thread can be enabled;
- the allocating unit 203 is configured to evenly allocate a new thread to a core capable of receiving a new thread if it can receive a new thread.
- the technical solution provided by the specific embodiment of the present invention acquires the maximum power of each core in the multi-core and the current number of threads, and determines whether it can be a new thread according to the maximum power and the current number of threads. If a new thread can be received, the new solution will be new.
- the thread is evenly distributed to the core that can receive the new thread, so it has the advantage of reasonable thread allocation.
- the above system may further include:
- the stopping unit 204 is configured to stop receiving a new external thread if all the cores cannot receive the new thread.
- the above system may further include:
- the adjusting unit 205 is configured to adjust an operating frequency of each core according to the number of threads.
- Computer readable media includes both computer storage media and communication media including any medium that facilitates transfer of a computer program from one location to another.
- a storage medium may be any available media that can be accessed by a computer.
- the computer readable medium may include random access memory (Random) Access Memory, RAM), Read-Only Memory (ROM), Electrically Erasable Programmable Read Only Memory (Electrically Erasable Programmable Read-Only Memory, EEPROM), Compact Disc Read-Only Memory, CD-ROM, or other optical disc storage, magnetic storage medium or other magnetic storage device, or any other medium that can be used to carry or store desired program code in the form of instructions or data structures and that can be accessed by a computer. Also. Any connection may suitably be a computer readable medium.
- a disk and a disc include a compact disc (CD), a laser disc, a compact disc, a digital versatile disc (DVD), a floppy disk, and a Blu-ray disc, wherein the disc is usually magnetically copied, and the disc is The laser is used to optically replicate the data. Combinations of the above should also be included within the scope of the computer readable media.
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
Abstract
Disclosed is a method for allocating threads of a multi-kernel chip. The method comprises the following steps: obtaining the maximum power and a current thread quantity of each kernel among multiple kernels (101); in accordance with the maximum power and the current thread quantity, determining whether the kernel can receive new threads (102); and if the kernel can receive new threads, uniformly allocating the new threads to the kernel capable of receiving the new threads (103). This method has the advantage of rational thread allocation.
Description
本发明涉及电子芯片领域,尤其涉及一种多内核芯片线程分配方法及系统。The present invention relates to the field of electronic chips, and in particular, to a multi-core chip thread allocation method and system.
芯片也有它独特的地方,广义上,只要是使用微细加工手段制造出来的半导体片子,都可以叫做芯片,里面并不一定有电路。比如半导体光源芯片;比如机械芯片,如MEMS陀螺仪;或者生物芯片如DNA芯片。在通讯与信息技术中,当把范围局限到硅集成电路时,芯片和集成电路的交集就是在“硅晶片上的电路”上。芯片组,则是一系列相互关联的芯片组合,它们相互依赖,组合在一起能发挥更大的作用,比如计算机里面的处理器和南北桥芯片组,手机里面的射频、基带和电源管理芯片组。The chip also has its own unique place. In a broad sense, as long as it is a semiconductor wafer manufactured by microfabrication, it can be called a chip, and there is no circuit inside. For example, a semiconductor light source chip; for example, a mechanical chip such as a MEMS gyroscope; or a biochip such as a DNA chip. In communication and information technology, when the range is limited to silicon integrated circuits, the intersection of the chip and the integrated circuit is on the "circuit on the silicon wafer." The chipset is a series of interrelated chipsets that are interdependent and can play a bigger role, such as the processor inside the computer and the North-South Bridge chipset, the RF, baseband and power management chipset in the phone. .
现有的芯片对线程的分配不合理,导致多核工作不平等。The existing chips are unreasonable in the allocation of threads, resulting in unequal work on multiple cores.
提供一种多内核芯片线程分配方法,其解决了现有技术线程分配不合理的缺点。A multi-core chip thread allocation method is provided, which solves the disadvantage that the prior art thread allocation is unreasonable.
一方面,提供一种多内核芯片线程分配方法,所述方法包括如下步骤:In one aspect, a multi-core chip thread allocation method is provided, the method comprising the following steps:
获取多核中每个核的最大功率以及当前线程数;Get the maximum power of each core in the multicore and the current number of threads;
依据该最大功率以及当前线程数确定其是否可以能够新的线程;Determine whether it can be a new thread based on the maximum power and the current number of threads;
如能够接收新的线程,则将新的线程均匀分配至能够接收新的线程的核。If a new thread can be received, the new thread is evenly distributed to the core that can receive the new thread.
可选的,所述方法还包括:Optionally, the method further includes:
如所有内核均不能接收新的线程,则停止接收外部的新线程。If all cores cannot receive new threads, then stop receiving new external threads.
可选的,所述方法还包括:Optionally, the method further includes:
依据该线程数量调整每个核的工作频率。The operating frequency of each core is adjusted according to the number of threads.
第二方面,提供一种多内核芯片线程分配系统,所述系统包括:In a second aspect, a multi-core chip thread allocation system is provided, the system comprising:
获取单元,用于获取多核中每个核的最大功率以及当前线程数;An obtaining unit, configured to obtain a maximum power of each core in the multicore and a current number of threads;
判断单元,用于依据该最大功率以及当前线程数确定其是否可以能够新的线程;a determining unit, configured to determine, according to the maximum power and the current number of threads, whether the new thread can be enabled;
分配单元,用于如能够接收新的线程,则将新的线程均匀分配至能够接收新的线程的核。An allocation unit for uniformly allocating a new thread to a core capable of receiving a new thread if it is capable of receiving a new thread.
可选的,所述系统还包括:Optionally, the system further includes:
停止单元,用于如所有内核均不能接收新的线程,则停止接收外部的新线程。The stop unit is used to stop receiving new external threads if all cores cannot receive new threads.
可选的,所述系统还包括:Optionally, the system further includes:
调整单元,用于依据该线程数量调整每个核的工作频率。An adjustment unit for adjusting the operating frequency of each core according to the number of threads.
本发明具体实施方式提供的技术方案获取多核中每个核的最大功率以及当前线程数,依据该最大功率以及当前线程数确定其是否可以能够新的线程,如能够接收新的线程,则将新的线程均匀分配至能够接收新的线程的核,所以其具有线程分配合理的优点。The technical solution provided by the specific embodiment of the present invention acquires the maximum power of each core in the multi-core and the current number of threads, and determines whether it can be a new thread according to the maximum power and the current number of threads. If a new thread can be received, the new solution will be new. The thread is evenly distributed to the core that can receive the new thread, so it has the advantage of reasonable thread allocation.
为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the embodiments or the description of the prior art will be briefly described below. Obviously, the drawings in the following description are only It is a certain embodiment of the present invention, and other drawings can be obtained from those skilled in the art without any creative work.
图1为本发明提供的一种多内核芯片线程分配方法的流程图;1 is a flowchart of a method for allocating a multi-core chip thread according to the present invention;
图2为本发明提供的一种多内核芯片线程分配系统的结构图。FIG. 2 is a structural diagram of a multi-core chip thread allocation system according to the present invention.
下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。The technical solutions in the embodiments of the present invention are clearly and completely described in the following with reference to the accompanying drawings in the embodiments of the present invention. It is obvious that the described embodiments are only a part of the embodiments of the present invention, but not all embodiments. All other embodiments obtained by those skilled in the art based on the embodiments of the present invention without creative efforts are within the scope of the present invention.
参阅图1,图1为本发明第一较佳实施方式提供的一种多内核芯片线程分配方法的流程图,该方法由电子芯片来完成,该方法如图1所示,包括如下步骤:Referring to FIG. 1, FIG. 1 is a flowchart of a method for allocating a multi-core chip thread according to a first preferred embodiment of the present invention. The method is implemented by an electronic chip. The method is as shown in FIG. 1 and includes the following steps:
步骤S101、获取多核中每个核的最大功率以及当前线程数;Step S101: Acquire maximum power of each core in the multi-core and the current number of threads;
步骤S102、依据该最大功率以及当前线程数确定其是否可以能够新的线程;Step S102: determining, according to the maximum power and the current number of threads, whether the new thread can be enabled;
步骤S103、如能够接收新的线程,则将新的线程均匀分配至能够接收新的线程的核。Step S103, if a new thread can be received, the new thread is evenly distributed to the core capable of receiving the new thread.
本发明具体实施方式提供的技术方案获取多核中每个核的最大功率以及当前线程数,依据该最大功率以及当前线程数确定其是否可以能够新的线程,如能够接收新的线程,则将新的线程均匀分配至能够接收新的线程的核,所以其具有线程分配合理的优点。The technical solution provided by the specific embodiment of the present invention acquires the maximum power of each core in the multi-core and the current number of threads, and determines whether it can be a new thread according to the maximum power and the current number of threads. If a new thread can be received, the new solution will be new. The thread is evenly distributed to the core that can receive the new thread, so it has the advantage of reasonable thread allocation.
可选的,上述方法在步骤S103之后还可以包括:Optionally, after the step S103, the foregoing method may further include:
如所有内核均不能接收新的线程,则停止接收外部的新线程。If all cores cannot receive new threads, then stop receiving new external threads.
可选的,上述方法在步骤S103之后还可以包括:Optionally, after the step S103, the foregoing method may further include:
依据该线程数量调整每个核的工作频率。The operating frequency of each core is adjusted according to the number of threads.
参阅图2,图2为本发明第一较佳实施方式提供的一种多内核芯片线程分配系统,该系统包括:Referring to FIG. 2, FIG. 2 is a multi-core chip thread distribution system according to a first preferred embodiment of the present invention. The system includes:
获取单元201,用于获取多核中每个核的最大功率以及当前线程数;An obtaining unit 201, configured to acquire a maximum power of each core in the multicore and a current thread number;
判断单元202,用于依据该最大功率以及当前线程数确定其是否可以能够新的线程;The determining unit 202 is configured to determine, according to the maximum power and the current number of threads, whether the new thread can be enabled;
分配单元203,用于如能够接收新的线程,则将新的线程均匀分配至能够接收新的线程的核。The allocating unit 203 is configured to evenly allocate a new thread to a core capable of receiving a new thread if it can receive a new thread.
本发明具体实施方式提供的技术方案获取多核中每个核的最大功率以及当前线程数,依据该最大功率以及当前线程数确定其是否可以能够新的线程,如能够接收新的线程,则将新的线程均匀分配至能够接收新的线程的核,所以其具有线程分配合理的优点。The technical solution provided by the specific embodiment of the present invention acquires the maximum power of each core in the multi-core and the current number of threads, and determines whether it can be a new thread according to the maximum power and the current number of threads. If a new thread can be received, the new solution will be new. The thread is evenly distributed to the core that can receive the new thread, so it has the advantage of reasonable thread allocation.
可选的,上述系统还可以包括:Optionally, the above system may further include:
停止单元204,用于如所有内核均不能接收新的线程,则停止接收外部的新线程。The stopping unit 204 is configured to stop receiving a new external thread if all the cores cannot receive the new thread.
可选的,上述系统还可以包括:Optionally, the above system may further include:
调整单元205,用于依据该线程数量调整每个核的工作频率。The adjusting unit 205 is configured to adjust an operating frequency of each core according to the number of threads.
需要说明的是,对于前述的各方法实施方式或实施例,为了简单描述,故将其都表述为一系列的动作组合,但是本领域技术人员应该知悉,本发明并不受所描述的动作顺序的限制,因为根据本发明,某些步骤可以采用其他顺序或者同时进行。其次,本领域技术人员也应该知悉,说明书中所描述实施方式或实施例均属于优选实施例,所涉及的动作和单元并不一定是本发明所必须的。It should be noted that, for the foregoing method embodiments or embodiments, for the sake of simple description, they are all expressed as a series of action combinations, but those skilled in the art should know that the present invention is not subject to the described action sequence. Limitations, as certain steps may be performed in other sequences or concurrently in accordance with the present invention. In the following, those skilled in the art should also understand that the embodiments or examples described in the specification are preferred embodiments, and the actions and units involved are not necessarily required by the present invention.
在上述实施例中,对各个实施例的描述都各有侧重,某个实施例中没有详述的部分,可以参见其他实施例的相关描述。In the above embodiments, the descriptions of the various embodiments are different, and the details that are not detailed in a certain embodiment can be referred to the related descriptions of other embodiments.
本发明实施例方法中的步骤可以根据实际需要进行顺序调整、合并和删减。The steps in the method of the embodiment of the present invention may be sequentially adjusted, merged, and deleted according to actual needs.
本发明实施例装置中的单元可以根据实际需要进行合并、划分和删减。本领域的技术人员可以将本说明书中描述的不同实施例以及不同实施例的特征进行结合或组合。The units in the apparatus of the embodiment of the present invention may be combined, divided, and deleted according to actual needs. Those skilled in the art can combine or combine the different embodiments described in the specification and the features of the different embodiments.
通过以上的实施方式的描述,所属领域的技术人员可以清楚地了解到本发明可以用硬件实现,或固件实现,或它们的组合方式来实现。当使用软件实现时,可以将上述功能存储在计算机可读介质中或作为计算机可读介质上的一个或多个指令或代码进行传输。计算机可读介质包括计算机存储介质和通信介质,其中通信介质包括便于从一个地方向另一个地方传送计算机程序的任何介质。存储介质可以是计算机能够存取的任何可用介质。以此为例但不限于:计算机可读介质可以包括随机存取存储器(Random
Access Memory,RAM)、只读存储器(Read-Only Memory,ROM)、电可擦可编程只读存储器(Electrically
Erasable Programmable Read-Only Memory,EEPROM)、只读光盘(Compact Disc Read-Only
Memory,CD-ROM)或其他光盘存储、磁盘存储介质或者其他磁存储设备、或者能够用于携带或存储具有指令或数据结构形式的期望的程序代码并能够由计算机存取的任何其他介质。此外。任何连接可以适当的成为计算机可读介质。例如,如果软件是使用同轴电缆、光纤光缆、双绞线、数字用户线(Digital
Subscriber
Line,DSL)或者诸如红外线、无线电和微波之类的无线技术从网站、服务器或者其他远程源传输的,那么同轴电缆、光纤光缆、双绞线、DSL或者诸如红外线、无线和微波之类的无线技术包括在所属介质的定影中。如本发明所使用的,盘(Disk)和碟(disc)包括压缩光碟(CD)、激光碟、光碟、数字通用光碟(DVD)、软盘和蓝光光碟,其中盘通常磁性的复制数据,而碟则用激光来光学的复制数据。上面的组合也应当包括在计算机可读介质的保护范围之内。Through the description of the above embodiments, those skilled in the art can clearly understand that the present invention can be implemented in hardware, firmware implementation, or a combination thereof. When implemented in software, the functions described above may be stored in or transmitted as one or more instructions or code on a computer readable medium. Computer readable media includes both computer storage media and communication media including any medium that facilitates transfer of a computer program from one location to another. A storage medium may be any available media that can be accessed by a computer. Taking this as an example, but not limited to: the computer readable medium may include random access memory (Random)
Access Memory, RAM), Read-Only Memory (ROM), Electrically Erasable Programmable Read Only Memory (Electrically
Erasable Programmable Read-Only Memory, EEPROM), Compact Disc Read-Only
Memory, CD-ROM, or other optical disc storage, magnetic storage medium or other magnetic storage device, or any other medium that can be used to carry or store desired program code in the form of instructions or data structures and that can be accessed by a computer. Also. Any connection may suitably be a computer readable medium. For example, if the software is using coaxial cable, fiber optic cable, twisted pair, digital subscriber line (Digital
Subscriber
Line, DSL) or wireless technology such as infrared, radio and microwave transmission from a website, server or other remote source, then coaxial cable, fiber optic cable, twisted pair, DSL or such as infrared, wireless and microwave Wireless technology is included in the fixing of the associated medium. As used in the present invention, a disk and a disc include a compact disc (CD), a laser disc, a compact disc, a digital versatile disc (DVD), a floppy disk, and a Blu-ray disc, wherein the disc is usually magnetically copied, and the disc is The laser is used to optically replicate the data. Combinations of the above should also be included within the scope of the computer readable media.
总之,以上所述仅为本发明技术方案的较佳实施例而已,并非用于限定本发明的保护范围。凡在本发明的精神和原则之内,所作的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。
In summary, the above description is only a preferred embodiment of the technical solution of the present invention, and is not intended to limit the scope of the present invention. Any modifications, equivalent substitutions, improvements, etc. made within the spirit and scope of the present invention are intended to be included within the scope of the present invention.
Claims (6)
- 一种多内核芯片线程分配方法,其特征在于,所述方法包括如下步骤: A multi-core chip thread allocation method, characterized in that the method comprises the following steps:获取多核中每个核的最大功率以及当前线程数;Get the maximum power of each core in the multicore and the current number of threads;依据该最大功率以及当前线程数确定其是否可以能够新的线程;Determine whether it can be a new thread based on the maximum power and the current number of threads;如能够接收新的线程,则将新的线程均匀分配至能够接收新的线程的核。If a new thread can be received, the new thread is evenly distributed to the core that can receive the new thread.
- 根据权利要求1所述的方法,其特征在于,所述方法还包括:The method of claim 1 further comprising:如所有内核均不能接收新的线程,则停止接收外部的新线程。If all cores cannot receive new threads, then stop receiving new external threads.
- 根据权利要求1所述的方法,其特征在于,所述方法还包括:The method of claim 1 further comprising:依据该线程数量调整每个核的工作频率。The operating frequency of each core is adjusted according to the number of threads.
- 一种多内核芯片线程分配系统,其特征在于,所述系统包括:A multi-core chip thread distribution system, characterized in that the system comprises:获取单元,用于获取多核中每个核的最大功率以及当前线程数;An obtaining unit, configured to obtain a maximum power of each core in the multicore and a current number of threads;判断单元,用于依据该最大功率以及当前线程数确定其是否可以能够新的线程;a determining unit, configured to determine, according to the maximum power and the current number of threads, whether the new thread can be enabled;分配单元,用于如能够接收新的线程,则将新的线程均匀分配至能够接收新的线程的核。An allocation unit for uniformly allocating a new thread to a core capable of receiving a new thread if it is capable of receiving a new thread.
- 根据权利要求4所述的系统,其特征在于,所述系统还包括:The system of claim 4, wherein the system further comprises:停止单元,用于如所有内核均不能接收新的线程,则停止接收外部的新线程。The stop unit is used to stop receiving new external threads if all cores cannot receive new threads.
- 根据权利要求4所述的系统,其特征在于,所述系统还包括:The system of claim 4, wherein the system further comprises:调整单元,用于依据该线程数量调整每个核的工作频率。An adjustment unit for adjusting the operating frequency of each core according to the number of threads.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2016/091786 WO2018018425A1 (en) | 2016-07-26 | 2016-07-26 | Method and system for allocating threads of multi-kernel chip |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2016/091786 WO2018018425A1 (en) | 2016-07-26 | 2016-07-26 | Method and system for allocating threads of multi-kernel chip |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2018018425A1 true WO2018018425A1 (en) | 2018-02-01 |
Family
ID=61015582
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2016/091786 WO2018018425A1 (en) | 2016-07-26 | 2016-07-26 | Method and system for allocating threads of multi-kernel chip |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2018018425A1 (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101256515A (en) * | 2008-03-11 | 2008-09-03 | 浙江大学 | Method for implementing load equalization of multicore processor operating system |
CN101727172A (en) * | 2008-10-27 | 2010-06-09 | 联想(北京)有限公司 | Method and device for measuring process consumption of computer, and computer system |
CN103294550A (en) * | 2013-05-29 | 2013-09-11 | 中国科学院计算技术研究所 | Heterogeneous multi-core thread scheduling method, heterogeneous multi-core thread scheduling system and heterogeneous multi-core processor |
US20160034310A1 (en) * | 2014-07-30 | 2016-02-04 | Empire Technology Development Llc | Job assignment in a multi-core processor |
CN106201726A (en) * | 2016-07-26 | 2016-12-07 | 张升泽 | Many core chip thread distribution method and system |
-
2016
- 2016-07-26 WO PCT/CN2016/091786 patent/WO2018018425A1/en active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101256515A (en) * | 2008-03-11 | 2008-09-03 | 浙江大学 | Method for implementing load equalization of multicore processor operating system |
CN101727172A (en) * | 2008-10-27 | 2010-06-09 | 联想(北京)有限公司 | Method and device for measuring process consumption of computer, and computer system |
CN103294550A (en) * | 2013-05-29 | 2013-09-11 | 中国科学院计算技术研究所 | Heterogeneous multi-core thread scheduling method, heterogeneous multi-core thread scheduling system and heterogeneous multi-core processor |
US20160034310A1 (en) * | 2014-07-30 | 2016-02-04 | Empire Technology Development Llc | Job assignment in a multi-core processor |
CN106201726A (en) * | 2016-07-26 | 2016-12-07 | 张升泽 | Many core chip thread distribution method and system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2018018424A1 (en) | Temperature control method and system based on chip | |
WO2018018425A1 (en) | Method and system for allocating threads of multi-kernel chip | |
WO2018018426A1 (en) | Method and system for allocating load between multi-core chips | |
WO2018018427A1 (en) | Multi-task scheduling method and system based on multi-kernel chip | |
WO2018018373A1 (en) | Power calculation method and system for multiple core chips | |
WO2018018372A1 (en) | Method and system for calculating current in electronic chip | |
WO2018018371A1 (en) | Multi-core chip voltage calculation method and system | |
WO2018223552A1 (en) | Terminal app rapid exiting method and system | |
WO2018032257A1 (en) | Multi-air-conditioning-outlet power regulation method and system for campus | |
WO2018039824A1 (en) | Energy dynamic storage method and system for solar cell panel | |
WO2018010086A1 (en) | Electronic chip signal information sending method and system | |
WO2018018494A1 (en) | Method and system for allocating power based on multi-zone allocation | |
WO2018014300A1 (en) | Power implementation method and system for multi-core chip | |
WO2018018451A1 (en) | Power distribution method and system in electronic chip | |
WO2018014186A1 (en) | Current storage method and system for electronic chip | |
WO2018018492A1 (en) | Method and system of allocating current in plurality of intervals in interior of multi-core chip | |
WO2018014185A1 (en) | Voltage storage method and system for electronic chip | |
WO2018018448A1 (en) | Method and system for lowering temperature of chip | |
WO2017219300A1 (en) | Method and system for storing power of electronic chip | |
WO2018014299A1 (en) | Method and system for distributing current in a plurality of cores | |
WO2018018450A1 (en) | Current limit application method and system for use in multi-core chip | |
WO2018018491A1 (en) | Method and system for allocating voltage of electronic chip in plurality of intervals | |
WO2018014298A1 (en) | Internal voltage distribution method and system for electronic chip | |
WO2018018449A1 (en) | Multi-core chip-based voltage reduction method and system | |
WO2017219298A1 (en) | Method and system for storing signal of electronic chip |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16910006 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 020719) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 16910006 Country of ref document: EP Kind code of ref document: A1 |