WO2016011600A1 - Led chip encapsulated without routing, and encapsulation process - Google Patents
Led chip encapsulated without routing, and encapsulation process Download PDFInfo
- Publication number
- WO2016011600A1 WO2016011600A1 PCT/CN2014/082719 CN2014082719W WO2016011600A1 WO 2016011600 A1 WO2016011600 A1 WO 2016011600A1 CN 2014082719 W CN2014082719 W CN 2014082719W WO 2016011600 A1 WO2016011600 A1 WO 2016011600A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- electrode
- positive electrode
- substrate
- transparent conductive
- conductive layer
- Prior art date
Links
- 238000000034 method Methods 0.000 title abstract description 5
- 238000005538 encapsulation Methods 0.000 title abstract 2
- 238000002955 isolation Methods 0.000 claims abstract description 43
- 239000000758 substrate Substances 0.000 claims abstract description 38
- 239000004020 conductor Substances 0.000 claims description 8
- 239000012212 insulator Substances 0.000 claims description 8
- 238000012858 packaging process Methods 0.000 claims description 8
- 238000004519 manufacturing process Methods 0.000 claims description 3
- 238000004070 electrodeposition Methods 0.000 claims 1
- 238000009413 insulation Methods 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 239000008358 core component Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 230000031700 light absorption Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/38—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
Definitions
- the present invention relates to the field of lighting equipment, and in particular, to an LED chip and a packaging process for wire-free packaging.
- LED chip is the core component of LED, etc.
- the main function is to convert electric energy into light energy.
- the specific structure of the traditional LED chip is shown in Figure 1. It includes transparent conductive layer 1 and first transparent layer 2 from top to bottom. , the light-emitting layer 3, the second light-transmissive layer 4, the reflective layer 5, the substrate 6, and the like. Each layer in the structure is made of a conductive material.
- the LED chip is connected to the negative electrode by a substrate, and is used on the transparent conductive layer. The line is connected to the positive electrode.
- the substrate 6 used is an electrically conductive semiconductor structure.
- the above-mentioned vertical chip is the most direct and reasonable method, it also limits the subsequent packaging cost of the LED chip, which cannot be avoided.
- the yield loss and cost increase due to the wire bonding cannot overcome the problem of the decrease in the amount of light emitted by the electrode shielding.
- the technical problem to be solved by the present invention is to provide an LED chip of a wire-free package with high yield and high effective light-emitting efficiency, and a packaging process.
- a technical solution adopted by the present invention is to provide a wire-free packaged LED chip, which includes a transparent conductive layer, a light-emitting layer and a substrate from top to bottom, and further includes a positive electrode and a negative electrode.
- the positive electrode extends up the substrate to a transparent conductive layer, the isolation region being disposed between the positive electrode and the negative electrode, the isolation region extending upward to the transparent conductive layer.
- Another technical solution adopted by the present invention is to provide a packaging process, including the following steps:
- An isolated walkway that isolates the negative electrode from the positive electrode is provided.
- the present invention is provided with a positive electrode, a negative electrode and an isolation region at the bottom of the LED chip, the positive electrode is connected upward to the transparent conductive layer, and the negative electrode is disposed on the substrate and electrically connected to the substrate Connecting, the isolation region extends upward through the first light transmissive layer, so that the positive electrode and the negative electrode are isolated at the bottom and the middle of the LED.
- the positive electrode, the layered structure and the negative electrode of the LED chip form a loop. To ensure the stable illumination of the LED chip.
- the invention does not need to perform wire bonding processing, and guides the positive and negative electrodes to the bottom of the LED chip, overcomes the problem of low yield rate due to the strip line, and improves the yield of the product. Secondly, since the electrode is disposed at the bottom, the light-shielding phenomenon caused by the electrode is overcome, and the light output amount and the light-emitting efficiency are further improved.
- Figure 1 is a cross-sectional view of a prior art LED chip
- Figure 2 is a cross-sectional view showing the overall structure of a preferred embodiment of the present invention.
- FIG. 3 is a cross-sectional view showing the structure of the present invention after the isolation walkway and the electrode hole are opened;
- Figure 4 is a bottom view of Figure 3;
- Figure 5 is a cross-sectional view showing the structure in which the connecting electrode of the present invention is mounted
- Figure 6 is a cross-sectional view showing the structure of the present invention before mounting the connecting electrode of the present invention
- Figure 7 is a plan view of Figure 6.
- the positive electrode extends up the substrate to the transparent conductive layer, the isolation region is disposed between the positive electrode and the negative electrode, and the isolation region is disposed between the positive electrode and the negative electrode. And extending up to the transparent conductive layer.
- the invention guides the positive and negative electrodes to the bottom of the LED chip, overcomes the problem of low yield rate due to the strip line, and improves the yield of the product.
- the LED chip of the wire-free package as shown in FIG. 2 includes a transparent conductive layer 1, a first light-transmitting layer 2, a light-emitting layer 3, a second light-transmitting layer 4, and a substrate 6 in order from top to bottom, and further includes a positive electrode. 11.
- the negative electrode 12 and the isolation region extend upward along the substrate 6 to the transparent conductive layer 1.
- the isolation region is disposed between the positive electrode 11 and the negative electrode 12, and the isolation region extends upward to the transparent conductive layer 1.
- a reflective layer 5 is further disposed between the second light-transmitting layer 4 and the substrate 6.
- the first light transmissive layer and the second light transmissive layer in the embodiment can significantly improve the emitted light.
- the first and second light transmissive layers can also be other structures such as a PN section. Wait.
- the present invention provides a positive electrode 11, a negative electrode 12 and an isolation region on the substrate 6.
- the positive electrode 11 is connected upward to the transparent conductive layer 1, and the negative electrode 12 is disposed on the substrate 6 and lining.
- the bottom 6 is electrically connected, and the isolation region extends upward through the first light transmissive layer 2, so that the positive electrode 11 and the negative electrode 12 form isolation at the bottom and the middle of the LED, which is mainly to prevent the positive electrode 11 and the negative electrode 12 from being directly connected.
- the positive electrode 11 Short circuit, and since the positive electrode 11 is connected to the transparent conductive layer 1, the positive electrode, the transparent conductive layer 1, the first light transmissive layer 2, the luminescent layer 3, the second transparent layer 4, and the reflection in the LED structure after power-on Layer 5, substrate 6 and negative electrode 12 form a loop.
- the invention does not need to perform wire bonding processing, and guides the positive and negative electrodes to the bottom of the LED chip, overcomes the problem of low yield rate due to the strip line, and improves the yield of the product.
- the electrode since the electrode is disposed at the bottom, the light-shielding phenomenon caused by the electrode is overcome, and the light output amount and the light-emitting efficiency are further improved.
- the positive electrode 11 includes an electrode hole 7 extending upward along the substrate 6 and an electric conductor filled in the electrode hole 7.
- the electrode hole 7 extends to the transparent conductive layer 1.
- the electrode hole 7 is circular and spaced.
- a plurality of holes are provided, and a positive electrode 11 is formed by filling a conductor in the hole.
- the isolation region includes an isolation via 8 extending upward along the substrate 6.
- the isolation via 8 is curved, and the arc-shaped isolation via 8 is disposed around the positive electrode 11.
- the isolation via 8 functions to completely isolate the positive electrode 11 and the negative electrode 12.
- the style and size of the isolation walkway 8 are not limited thereto, as long as the regions of the positive and negative electrodes 12 can be separated and the optimum luminous efficiency can be achieved.
- the insulator 13 is also filled in the isolation aisle 8 and between the positive electrode 11 and the negative electrode 12.
- the insulator 13 in the isolation channel is first to isolate the middle and lower portions of the LED structure.
- the second is to fill the insulator 13 to effectively enhance the overall mechanical strength of the LED chip.
- the transparent conductive layer 1 is provided with a connection electrode 9 in the lateral direction, and the connection electrode 9 is electrically connected to the positive electrode 11 and extends in the direction in which the negative electrode 12 is located.
- connection channel 10 is disposed in the transparent conductive layer 1 or on the transparent conductive layer 1.
- the connection channel 10 is disposed on the transparent conductive layer 1, and the connection channel 10 is connected to the electrode hole 7 and is disposed to the negative electrode 12.
- the region direction extends, and the connection electrode 9 is disposed in the connection channel 10.
- packaging process of the above structure including the following steps:
- a positive electrode 11 is disposed on the substrate 6, and the positive electrode 11 is connected to the transparent conductive layer 1;
- An isolation region is provided which isolates the negative electrode 12 from the positive electrode 11.
- the fabrication of the isolation region includes the steps of: opening the isolation via 8 through the first transparent layer 2 along the substrate 6, providing an insulating layer on the surface of the substrate 6 and the isolation via 8, and leaving the negative electrode 12
- the isolation via 8 is etched, mainly to isolate the positive electrode 11 from the negative electrode 12.
- the fabrication of the positive electrode 11 includes the steps of: extending the electrode hole 7 extending to the transparent conductive layer 1 along the substrate 6 and filling the conductive body.
- the electrode hole 7 is a plurality of circularly spaced portions.
- the hole is filled with a conductor in the hole to form a positive electrode 11.
- the connecting channel 10 is opened in the transparent conductive layer 1 or on the transparent conductive layer 1, and an electrical conductor is disposed in the connecting channel 10.
- the present invention does not require wire bonding processing to guide the positive and negative electrodes to the bottom of the LED chip, thereby overcoming the problem of low yield due to the strip line and improving the yield of the product.
- the electrode since the electrode is disposed at the bottom, the light-shielding phenomenon caused by the electrode is overcome, and the light output amount and the light-emitting efficiency are further improved.
- the insulator 13 is also filled in the isolation aisle 8 and between the positive electrode 11 and the negative electrode 12. The insulator 13 in the isolation channel is first to isolate the middle and lower portions of the LED structure to ensure effective insulation. Second, filling the insulator 13 can effectively enhance the overall mechanical strength of the LED chip.
- the transparent conductive layer 1 is provided with the connection electrode 9 in the lateral direction, and the connection electrode 9 and the positive electrode 11 are provided.
- the electrical connection and extension to the negative electrode 12 effectively improve the light extraction efficiency.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Electroluminescent Light Sources (AREA)
Abstract
An LED chip encapsulated without routing, sequentially comprising from top to bottom a transparent conducting layer (1), a light emitting layer (3) and a substrate (6), and further comprising a positive electrode (11), a negative electrode (12) and an isolation region; the positive electrode (11) extends upward along the substrate (6) to the transparent conducting layer (1); and the isolation region is arranged between the positive electrode (11) and the negative electrode (12), and extends upward to the transparent conducting layer (1). Also provided is an encapsulation process, comprising the following steps: disposing the negative electrode (12) on the substrate (6); disposing the positive electrode (11) on the substrate (6), and enabling the positive electrode (11) to connect to the transparent conducting layer (1); and arranging an isolation channel (8) enabling the negative electrode (12) to be isolated from the positive electrode (11), thus solving the problem of low yield caused by routing, and improving product yield.
Description
技术领域Technical field
本发明涉及照明设备领域,尤其涉及一种免打线封装的LED芯片及封装工艺。The present invention relates to the field of lighting equipment, and in particular, to an LED chip and a packaging process for wire-free packaging.
背景技术Background technique
LED芯片是LED等的核心部件,主要功能是将电能转化为光能,目前传统LED芯片具体的结构如图1所示,其由上至下依次包括透明导电层1、第一透光层2、发光层3、第二透光层4、反射层5及衬底6等,该结构中各层都采用导电材料制作,该种LED芯片用衬底连接负电极,在透明导电层上采用打线的方式连接正电极。LED chip is the core component of LED, etc. The main function is to convert electric energy into light energy. The specific structure of the traditional LED chip is shown in Figure 1. It includes transparent conductive layer 1 and first transparent layer 2 from top to bottom. , the light-emitting layer 3, the second light-transmissive layer 4, the reflective layer 5, the substrate 6, and the like. Each layer in the structure is made of a conductive material. The LED chip is connected to the negative electrode by a substrate, and is used on the transparent conductive layer. The line is connected to the positive electrode.
制作该种LED芯片时因所使用的衬底6为可导电之半导体结构,上述虽然制成垂直式芯片是最为直接合理的作法,但也因此限制住LED芯片后继的封运装费,无法避免因打线造成的良率损失与成本上升,也无法克服因电极遮蔽造成的出光量下降等问题。When the LED chip is fabricated, the substrate 6 used is an electrically conductive semiconductor structure. Although the above-mentioned vertical chip is the most direct and reasonable method, it also limits the subsequent packaging cost of the LED chip, which cannot be avoided. The yield loss and cost increase due to the wire bonding cannot overcome the problem of the decrease in the amount of light emitted by the electrode shielding.
发明内容Summary of the invention
本发明主要解决的技术问题是提供一种良品率高、可有效增强出光效率的免打线封装的LED芯片,还提供一种封装工艺。The technical problem to be solved by the present invention is to provide an LED chip of a wire-free package with high yield and high effective light-emitting efficiency, and a packaging process.
为解决上述技术问题,本发明采用的一个技术方案是:提供一种免打线封装的LED芯片,由上至下依次包括透明导电层、发光层及衬底,还包括正电极、负电极及隔离区,所述正电极沿衬底向上延伸至透明导电层,所述隔离区设置在正电极与负电极之间,所述隔离区向上延伸至透明导电层。In order to solve the above technical problem, a technical solution adopted by the present invention is to provide a wire-free packaged LED chip, which includes a transparent conductive layer, a light-emitting layer and a substrate from top to bottom, and further includes a positive electrode and a negative electrode. In the isolation region, the positive electrode extends up the substrate to a transparent conductive layer, the isolation region being disposed between the positive electrode and the negative electrode, the isolation region extending upward to the transparent conductive layer.
为解决上述技术问题,本发明采用的另一个技术方案是:提供一种封装工艺,包括如下步骤:In order to solve the above technical problem, another technical solution adopted by the present invention is to provide a packaging process, including the following steps:
在衬底上设置负电极;Providing a negative electrode on the substrate;
在衬底上设置正电极,并使正电极连接透明导电层;Providing a positive electrode on the substrate and connecting the positive electrode to the transparent conductive layer;
开设使负电极与正电极隔离开的隔离走道。An isolated walkway that isolates the negative electrode from the positive electrode is provided.
本发明的有益效果是:区别于现有技术,本发明在LED芯片底部设置正电极、负电极及隔离区,该正电极向上连接透明导电层,负电极设置在衬底上并与衬底电连接,隔离区向上延伸穿过第一透光层,使正电极及负电极在LED的底部和中部形成隔离,加电后该LED芯片的中的正电极、各层状结构及负电极形成回路,保证了LED芯片稳定发光。本发明不用进行打线处理,将正负极引导至LED芯片的底部,克服了因带线造成的良品率低的问题,提高了产品的良品率。其次,由于电极设置在底部,克服了电极造成的遮光现象,使出光量及出光效率进一步提升。The beneficial effects of the present invention are: different from the prior art, the present invention is provided with a positive electrode, a negative electrode and an isolation region at the bottom of the LED chip, the positive electrode is connected upward to the transparent conductive layer, and the negative electrode is disposed on the substrate and electrically connected to the substrate Connecting, the isolation region extends upward through the first light transmissive layer, so that the positive electrode and the negative electrode are isolated at the bottom and the middle of the LED. After the power is applied, the positive electrode, the layered structure and the negative electrode of the LED chip form a loop. To ensure the stable illumination of the LED chip. The invention does not need to perform wire bonding processing, and guides the positive and negative electrodes to the bottom of the LED chip, overcomes the problem of low yield rate due to the strip line, and improves the yield of the product. Secondly, since the electrode is disposed at the bottom, the light-shielding phenomenon caused by the electrode is overcome, and the light output amount and the light-emitting efficiency are further improved.
附图说明DRAWINGS
图1是现有技术中的LED芯片剖视图;Figure 1 is a cross-sectional view of a prior art LED chip;
图2是本发明一优选实施例的整体结构剖视图;Figure 2 is a cross-sectional view showing the overall structure of a preferred embodiment of the present invention;
图3是本发明开设隔离走道及电极孔后的结构剖视图;3 is a cross-sectional view showing the structure of the present invention after the isolation walkway and the electrode hole are opened;
图4是图3的仰视图;Figure 4 is a bottom view of Figure 3;
图5是本发明安装有连接电极的结构剖视图;Figure 5 is a cross-sectional view showing the structure in which the connecting electrode of the present invention is mounted;
图6是本发明安装本发明连接电极前的结构剖视图;Figure 6 is a cross-sectional view showing the structure of the present invention before mounting the connecting electrode of the present invention;
图7是图6的俯视图。Figure 7 is a plan view of Figure 6.
标号说明:Label description:
1、透明导电层;2、第一透光层;3、发光层;4、第二透光层;5、反射层;6、衬底;7、电极孔;8、隔离走道;9、连接电极;10、连接通道;11、正电极;12、负电极;13、绝缘体。1, a transparent conductive layer; 2, a first light transmissive layer; 3, a light emitting layer; 4, a second light transmissive layer; 5, a reflective layer; 6, a substrate; 7, an electrode hole; 8, an isolated walkway; Electrode; 10, connecting channel; 11, positive electrode; 12, negative electrode; 13, insulator.
具体实施方式detailed description
为详细说明本发明的技术内容、构造特征、所实现目的及效果,以下结合实施方式并配合附图详予说明。The detailed description of the technical contents, structural features, and the objects and effects of the present invention will be described in detail below with reference to the accompanying drawings.
本发明与现有技术相比技术中,正电极沿衬底向上延伸至透明导电层,所述隔离区设置在正电极与负电极之间,所述隔离区设置在正电极与负电极之间并向上延伸至透明导电层。本发明将正负极引导至LED芯片的底部,克服了因带线造成的良品率低的问题,提高了产品的良品率。In the prior art, the positive electrode extends up the substrate to the transparent conductive layer, the isolation region is disposed between the positive electrode and the negative electrode, and the isolation region is disposed between the positive electrode and the negative electrode. And extending up to the transparent conductive layer. The invention guides the positive and negative electrodes to the bottom of the LED chip, overcomes the problem of low yield rate due to the strip line, and improves the yield of the product.
如图2所示免打线封装的LED芯片,由上至下依次包括透明导电层1、第一透光层2、发光层3、第二透光层4及衬底6,还包括正电极11、负电极12及隔离区,该正电极11沿衬底6向上延伸至透明导电层1,隔离区设置在正电极11与负电极12之间,且隔离区向上延伸至透明导电层1。当然,为了进一步增加LED芯片的出光量,减少衬底6对光的吸收,在第二透光层4与衬底6之间还设置一层反射层5。当然,本实施例中设置第一透光层及第二透光层可明显改善射出的光线,在其他一些实施例中,该第一、第二透光层还可为其他的结构如PN节等。The LED chip of the wire-free package as shown in FIG. 2 includes a transparent conductive layer 1, a first light-transmitting layer 2, a light-emitting layer 3, a second light-transmitting layer 4, and a substrate 6 in order from top to bottom, and further includes a positive electrode. 11. The negative electrode 12 and the isolation region extend upward along the substrate 6 to the transparent conductive layer 1. The isolation region is disposed between the positive electrode 11 and the negative electrode 12, and the isolation region extends upward to the transparent conductive layer 1. Of course, in order to further increase the amount of light emitted from the LED chip and reduce the absorption of light by the substrate 6, a reflective layer 5 is further disposed between the second light-transmitting layer 4 and the substrate 6. Of course, the first light transmissive layer and the second light transmissive layer in the embodiment can significantly improve the emitted light. In other embodiments, the first and second light transmissive layers can also be other structures such as a PN section. Wait.
一同参阅图3及图4,本发明在衬底6上设置正电极11、负电极12及隔离区,该正电极11向上连接透明导电层1,负电极12设置在衬底6上并与衬底6电连接,隔离区向上延伸穿过第一透光层2,使正电极11及负电极12在LED的底部和中部形成隔离,此举主要为防止正电极11及负电极12直接连接造成的短路,又由于正电极11连通透明导电层1,加电后该LED结构的中的正电极、透明导电层1、第一透光层2、发光层3、第二透光层4、反射层5、衬底6及负电极12形成回路。本发明不用进行打线处理,将正负极引导至LED芯片的底部,克服了因带线造成的良品率低的问题,提高了产品的良品率。其次,由于电极设置在底部,克服了电极造成的遮光现象,使出光量及出光效率进一步提升。Referring to FIG. 3 and FIG. 4 together, the present invention provides a positive electrode 11, a negative electrode 12 and an isolation region on the substrate 6. The positive electrode 11 is connected upward to the transparent conductive layer 1, and the negative electrode 12 is disposed on the substrate 6 and lining. The bottom 6 is electrically connected, and the isolation region extends upward through the first light transmissive layer 2, so that the positive electrode 11 and the negative electrode 12 form isolation at the bottom and the middle of the LED, which is mainly to prevent the positive electrode 11 and the negative electrode 12 from being directly connected. Short circuit, and since the positive electrode 11 is connected to the transparent conductive layer 1, the positive electrode, the transparent conductive layer 1, the first light transmissive layer 2, the luminescent layer 3, the second transparent layer 4, and the reflection in the LED structure after power-on Layer 5, substrate 6 and negative electrode 12 form a loop. The invention does not need to perform wire bonding processing, and guides the positive and negative electrodes to the bottom of the LED chip, overcomes the problem of low yield rate due to the strip line, and improves the yield of the product. Secondly, since the electrode is disposed at the bottom, the light-shielding phenomenon caused by the electrode is overcome, and the light output amount and the light-emitting efficiency are further improved.
该正电极11包括沿衬底6向上开设的电极孔7及填充在电极孔7内的导电体,电极孔7延伸至透明导电层1,本实施例中,该电极孔7为圆形并间隔设置的多个孔,在孔内填充导电体即形成正电极11。The positive electrode 11 includes an electrode hole 7 extending upward along the substrate 6 and an electric conductor filled in the electrode hole 7. The electrode hole 7 extends to the transparent conductive layer 1. In the embodiment, the electrode hole 7 is circular and spaced. A plurality of holes are provided, and a positive electrode 11 is formed by filling a conductor in the hole.
该隔离区包括沿衬底6向上开设的隔离走道8,该隔离走道8为弧形,弧形的隔离走道8围绕正电极11设置,隔离走道8的作用为完全隔离正电极11与负电极12,当然在其他一些实施例中,该隔离走道8的样式及大小样式并不限于此,只要能将正负电极12的区域分隔开,并且达到最佳的发光效率即可。The isolation region includes an isolation via 8 extending upward along the substrate 6. The isolation via 8 is curved, and the arc-shaped isolation via 8 is disposed around the positive electrode 11. The isolation via 8 functions to completely isolate the positive electrode 11 and the negative electrode 12. Of course, in other embodiments, the style and size of the isolation walkway 8 are not limited thereto, as long as the regions of the positive and negative electrodes 12 can be separated and the optimum luminous efficiency can be achieved.
为进一步达到更好的隔离效果,隔离走道8内及正电极11与负电极12之间还填充有绝缘体13,该隔离通道内的绝缘体13第一是将该LED结构的中部及下部隔离开来,保证有效绝缘,第二是填充该种绝缘体13可有效增强该LED芯片的整体机械强度。In order to further achieve better isolation, the insulator 13 is also filled in the isolation aisle 8 and between the positive electrode 11 and the negative electrode 12. The insulator 13 in the isolation channel is first to isolate the middle and lower portions of the LED structure. To ensure effective insulation, the second is to fill the insulator 13 to effectively enhance the overall mechanical strength of the LED chip.
一同参阅如5、图6及图7,由于在制作大功率LED芯片时,因为芯片面积较大,电流散步范围可能无法覆盖整颗芯片,造成部分区域的发光效率降低,为改善此状况,该透明导电层1沿横向设置有连接电极9,该连接电极9与正电极11电连接并向负电极12所在区域方向延伸。Referring to FIG. 5, FIG. 6 and FIG. 7, when the high-power LED chip is produced, because the chip area is large, the current walking range may not cover the entire chip, and the luminous efficiency of the partial area is lowered. To improve the situation, The transparent conductive layer 1 is provided with a connection electrode 9 in the lateral direction, and the connection electrode 9 is electrically connected to the positive electrode 11 and extends in the direction in which the negative electrode 12 is located.
进一步地,该透明导电层1中或者透明导电层1上设置连接通道10,本实施例中,该连接通道10设置在透明导电层1上,连接通道10连通电极孔7并向负电极12所在区域方向延伸,该连接通道10内设置连接电极9。Further, a connection channel 10 is disposed in the transparent conductive layer 1 or on the transparent conductive layer 1. In the embodiment, the connection channel 10 is disposed on the transparent conductive layer 1, and the connection channel 10 is connected to the electrode hole 7 and is disposed to the negative electrode 12. The region direction extends, and the connection electrode 9 is disposed in the connection channel 10.
另外,还提供上述结构的封装工艺,包括如下步骤:In addition, the packaging process of the above structure is also provided, including the following steps:
在衬底6上设置负电极12;Providing a negative electrode 12 on the substrate 6;
在衬底6上设置正电极11,并使正电极11连接透明导电层1;a positive electrode 11 is disposed on the substrate 6, and the positive electrode 11 is connected to the transparent conductive layer 1;
开设使负电极12与正电极11隔离开的隔离区。An isolation region is provided which isolates the negative electrode 12 from the positive electrode 11.
进一步,该隔离区的制作包括如下步骤:沿衬底6向上开设穿过第一透光层2的隔离走道8,在衬底6表面及隔离走道8内设置绝缘层,并预留负电极12位,本实施例中,该隔离走道8为刻蚀而成,主要是将正电极11与负电极12隔离开。Further, the fabrication of the isolation region includes the steps of: opening the isolation via 8 through the first transparent layer 2 along the substrate 6, providing an insulating layer on the surface of the substrate 6 and the isolation via 8, and leaving the negative electrode 12 In this embodiment, the isolation via 8 is etched, mainly to isolate the positive electrode 11 from the negative electrode 12.
该正电极11的制作包括如下步骤:沿衬底6向上开设延伸至透明导电层1的电极孔7,并填充导电体,本实施例中,该该电极孔7为圆形间隔设置的多个孔,在孔内填充导电体即形成正电极11。The fabrication of the positive electrode 11 includes the steps of: extending the electrode hole 7 extending to the transparent conductive layer 1 along the substrate 6 and filling the conductive body. In the embodiment, the electrode hole 7 is a plurality of circularly spaced portions. The hole is filled with a conductor in the hole to form a positive electrode 11.
为进一步改善发光效率,在透明导电层1中或透明导电层1上沿开设连接通道10,在连接通道10内设置导电体。In order to further improve the luminous efficiency, the connecting channel 10 is opened in the transparent conductive layer 1 or on the transparent conductive layer 1, and an electrical conductor is disposed in the connecting channel 10.
综上,本发明不用进行打线处理,将正负极引导至LED芯片的底部,克服了因带线造成的良品率低的问题,提高了产品的良品率。其次,由于电极设置在底部,克服了电极造成的遮光现象,使出光量及出光效率进一步提升。在此基础上,隔离走道8内及正电极11与负电极12之间还填充有绝缘体13,该隔离通道内的绝缘体13第一是将该LED结构的中部及下部隔离开来,保证有效绝缘,第二是填充该种绝缘体13可有效增强该LED芯片的整体机械强度。进一步为解决因为芯片面积较大,电流散步范围可能无法覆盖整颗芯片,造成部分区域的发光效率降低的问题,该透明导电层1沿横向设置有连接电极9,该连接电极9与正电极11电连接并向负电极12延伸,有效提高了出光效率。In summary, the present invention does not require wire bonding processing to guide the positive and negative electrodes to the bottom of the LED chip, thereby overcoming the problem of low yield due to the strip line and improving the yield of the product. Secondly, since the electrode is disposed at the bottom, the light-shielding phenomenon caused by the electrode is overcome, and the light output amount and the light-emitting efficiency are further improved. On the basis of this, the insulator 13 is also filled in the isolation aisle 8 and between the positive electrode 11 and the negative electrode 12. The insulator 13 in the isolation channel is first to isolate the middle and lower portions of the LED structure to ensure effective insulation. Second, filling the insulator 13 can effectively enhance the overall mechanical strength of the LED chip. Further, in order to solve the problem that the current walking range may not cover the entire chip and the luminous efficiency of the partial region is lowered due to the large chip area, the transparent conductive layer 1 is provided with the connection electrode 9 in the lateral direction, and the connection electrode 9 and the positive electrode 11 are provided. The electrical connection and extension to the negative electrode 12 effectively improve the light extraction efficiency.
以上所述仅为本发明的实施例,并非因此限制本发明的专利范围,凡是利用本发明说明书及附图内容所作的等效结构或等效流程变换,或直接或间接运用在其他相关的技术领域,均同理包括在本发明的专利保护范围内。The above is only the embodiment of the present invention, and is not intended to limit the scope of the invention, and the equivalent structure or equivalent process transformation of the present invention and the contents of the drawings may be directly or indirectly applied to other related technologies. The fields are all included in the scope of patent protection of the present invention.
Claims (10)
- 一种免打线封装的LED芯片,包括正电极、负电极、由上至下依次设置的透明导电层、发光层及衬底,其特征在于,还包括隔离区,所述正电极沿衬底向上延伸至透明导电层,所述隔离区设置在正电极与负电极之间并向上延伸至透明导电层。 A wire-free packaged LED chip comprising a positive electrode, a negative electrode, a transparent conductive layer arranged in order from top to bottom, a light-emitting layer and a substrate, characterized in that it further comprises an isolation region, the positive electrode along the substrate Extending upwardly to the transparent conductive layer, the isolation region is disposed between the positive electrode and the negative electrode and extends upward to the transparent conductive layer.
- 根据权利要求1所述的免打线封装的LED芯片,其特征在于:所述正电极包括沿衬底向上开设的电极孔及填充在电极孔内的导电体,所述电极孔延伸至透明导电层。The LED chip of the wire-free package according to claim 1, wherein the positive electrode comprises an electrode hole extending upward along the substrate and an electric conductor filled in the electrode hole, the electrode hole extending to a transparent conductive Floor.
- 根据权利要求1所述的免打线封装的LED芯片,其特征在于:所述隔离区包括沿衬底向上开设的隔离走道,所述隔离走道为弧形,所述隔离走道围绕所述正电极设置并将正电极与负电极隔开。The LED chip of the wire-free package according to claim 1, wherein the isolation region comprises an isolation via extending upward along the substrate, the isolation via is curved, and the isolation via surrounds the positive electrode. Set and separate the positive electrode from the negative electrode.
- 根据权利要求3所述的免打线封装的LED芯片,其特征在于:所述隔离走道内及正电极与负电极之间还填充有绝缘体。The LED chip of the wire-free package according to claim 3, wherein an insulator is further filled in the isolation walkway and between the positive electrode and the negative electrode.
- 根据权利要求1-4任一项所述的免打线封装的LED芯片,其特征在于:所述透明导电层沿横向设置有连接电极,所述连接电极与所述正电极电连接并向负电极所在区域方向延伸。The LED chip of the wire-free package according to any one of claims 1 to 4, wherein the transparent conductive layer is provided with a connection electrode in a lateral direction, and the connection electrode is electrically connected to the positive electrode and is negative The direction in which the electrode is located extends.
- 根据权利要求5所述的免打线封装的LED芯片,其特征在于:所述透明导电层中或者透明导电层上设置连接通道,所述连接通道连通电极孔并向负电极所在区域方向延伸,所述连接通道内设置所述连接电极。The LED chip of the wire-free package according to claim 5, wherein a connecting channel is disposed in the transparent conductive layer or on the transparent conductive layer, and the connecting channel communicates with the electrode hole and extends toward a region where the negative electrode is located. The connection electrode is disposed in the connection channel.
- 一种封装工艺,其特征在于,包括如下步骤:A packaging process, comprising the steps of:在衬底上设置负电极;Providing a negative electrode on the substrate;在衬底上设置正电极,并使正电极连接透明导电层;Providing a positive electrode on the substrate and connecting the positive electrode to the transparent conductive layer;开设具有使负电极与正电极隔离开的隔离走道。An isolated walkway having a negative electrode separated from the positive electrode is provided.
- 根据权利要求7所述的封装工艺,其特征在于:所述隔离走道的制作包括如下步骤:The packaging process according to claim 7, wherein the fabricating the isolation walkway comprises the following steps:沿衬底向上开设穿过第一透光层的隔离走道,在衬底表面及隔离走道内设置绝缘层,并预留负电极位。An isolation walkway passing through the first light transmissive layer is opened upward along the substrate, an insulating layer is disposed on the surface of the substrate and the isolation walkway, and a negative electrode position is reserved.
- 根据权利要求7所述的封装工艺,其特征在于:所述正电极的制作包括如下步骤:The packaging process according to claim 7, wherein the fabrication of the positive electrode comprises the following steps:沿衬底向上开设延伸至透明导电层的电极孔,并填充导电体。An electrode hole extending to the transparent conductive layer is opened upward along the substrate, and the electrical conductor is filled.
- 根据权利要求7-9任一项所述的封装工艺,其特征在于:在透明导电层中或透明导电层上沿开设连接通道,在连接通道内设置导电体。The packaging process according to any one of claims 7-9, characterized in that a connecting channel is formed in the transparent conductive layer or on the transparent conductive layer, and an electrical conductor is disposed in the connecting channel.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2014/082719 WO2016011600A1 (en) | 2014-07-22 | 2014-07-22 | Led chip encapsulated without routing, and encapsulation process |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2014/082719 WO2016011600A1 (en) | 2014-07-22 | 2014-07-22 | Led chip encapsulated without routing, and encapsulation process |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2016011600A1 true WO2016011600A1 (en) | 2016-01-28 |
Family
ID=55162404
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2014/082719 WO2016011600A1 (en) | 2014-07-22 | 2014-07-22 | Led chip encapsulated without routing, and encapsulation process |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2016011600A1 (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1541420A (en) * | 2001-08-20 | 2004-10-27 | �Ѻ͵繤��ʽ���� | Multicolor light-emitting lamp and light source |
US20110294242A1 (en) * | 2009-07-20 | 2011-12-01 | Enerlighting Corp. | Flip-chip gan led fabrication method |
CN102368527A (en) * | 2011-10-27 | 2012-03-07 | 华灿光电股份有限公司 | Light emitting diode chip without wire bonding and preparation method thereof |
CN103904184A (en) * | 2012-12-26 | 2014-07-02 | 东莞市正光光电科技有限公司 | Crystal-coated LED chip |
CN104078544A (en) * | 2014-07-22 | 2014-10-01 | 深圳市兆明芯科技控股有限公司 | LED chip encapsulated without routing and encapsulation technology |
-
2014
- 2014-07-22 WO PCT/CN2014/082719 patent/WO2016011600A1/en active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1541420A (en) * | 2001-08-20 | 2004-10-27 | �Ѻ͵繤��ʽ���� | Multicolor light-emitting lamp and light source |
US20110294242A1 (en) * | 2009-07-20 | 2011-12-01 | Enerlighting Corp. | Flip-chip gan led fabrication method |
CN102368527A (en) * | 2011-10-27 | 2012-03-07 | 华灿光电股份有限公司 | Light emitting diode chip without wire bonding and preparation method thereof |
CN103904184A (en) * | 2012-12-26 | 2014-07-02 | 东莞市正光光电科技有限公司 | Crystal-coated LED chip |
CN104078544A (en) * | 2014-07-22 | 2014-10-01 | 深圳市兆明芯科技控股有限公司 | LED chip encapsulated without routing and encapsulation technology |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10177283B2 (en) | LED packages and related methods | |
US8587009B2 (en) | Light emitting chip package | |
WO2010062079A2 (en) | Light emitting device package | |
WO2014129688A1 (en) | Light-emitting diode with a plurality of light-emitting elements and method for manufacturing same | |
KR20090104577A (en) | Multi chip led package | |
KR20110052522A (en) | Optocoupler devices | |
CN106208623A (en) | Power module | |
CN103400916A (en) | LED wafer structure | |
CN205406565U (en) | Cspled | |
WO2016037466A1 (en) | Light emitting diode device and manufacturing method therefor | |
WO2015127744A1 (en) | Flip-chip led chip | |
TW201521188A (en) | LED base module and LED lighting device | |
TW201929271A (en) | Light emitting diode package | |
WO2013051906A1 (en) | Light-emitting diode package | |
CN104103734A (en) | Light-emitting diode packaging structure | |
TWI511267B (en) | Led package structure and a method for manufacturing the same | |
WO2016011600A1 (en) | Led chip encapsulated without routing, and encapsulation process | |
CN203456493U (en) | LED wafer structure | |
TWI543412B (en) | Light-emitting diode and manufacturing method thereof | |
WO2017150913A1 (en) | Semiconductor light emitting element and manufacturing method therefor | |
CN103928584B (en) | Luminescent device | |
CN105845813A (en) | LED luminescent device and LED light source | |
CN205609571U (en) | LED luminescent device and LED light source | |
WO2015127745A1 (en) | Flip-chip led chip | |
CN203659855U (en) | LED manufacturing mold |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 14897959 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 14897959 Country of ref document: EP Kind code of ref document: A1 |