[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

WO2014209392A1 - Apparatus for low power write and read operations for resistive memory - Google Patents

Apparatus for low power write and read operations for resistive memory Download PDF

Info

Publication number
WO2014209392A1
WO2014209392A1 PCT/US2013/048753 US2013048753W WO2014209392A1 WO 2014209392 A1 WO2014209392 A1 WO 2014209392A1 US 2013048753 W US2013048753 W US 2013048753W WO 2014209392 A1 WO2014209392 A1 WO 2014209392A1
Authority
WO
WIPO (PCT)
Prior art keywords
write
resistive memory
pass
coupled
gate
Prior art date
Application number
PCT/US2013/048753
Other languages
French (fr)
Inventor
Liqiong Wei
Fatih Hamzaoglu
Yih Wang
Nathaniel J. August
Blake C. LIN
Cyrille Dray
Original Assignee
Intel Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corporation filed Critical Intel Corporation
Priority to US14/129,277 priority Critical patent/US10068628B2/en
Priority to CN201380076998.7A priority patent/CN105531767B/en
Priority to PCT/US2013/048753 priority patent/WO2014209392A1/en
Priority to KR1020157033491A priority patent/KR101875577B1/en
Priority to DE112013007054.5T priority patent/DE112013007054T5/en
Publication of WO2014209392A1 publication Critical patent/WO2014209392A1/en
Priority to US16/052,552 priority patent/US10438640B2/en
Priority to US16/565,299 priority patent/US11024356B2/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1675—Writing or programming circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1659—Cell access
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1673—Reading or sensing circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1677—Verifying circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1693—Timing circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0007—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising metal oxide memory material, e.g. perovskites
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0009—RRAM elements whose operation depends upon chemical change
    • G11C13/0011—RRAM elements whose operation depends upon chemical change comprising conductive bridging RAM [CBRAM] or programming metallization cells [PMCs]
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/003—Cell access
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/004—Reading or sensing circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0061—Timing circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0069—Writing or programming circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/022—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in I/O circuitry
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/023—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in clock generator or timing circuitry
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/028—Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0069—Writing or programming circuits or methods
    • G11C2013/0071—Write using write potential applied to access device gate
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0069—Writing or programming circuits or methods
    • G11C2013/0076—Write operation performed depending on read result
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70—Resistive array aspects
    • G11C2213/74—Array wherein each memory cell has more than one access device
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70—Resistive array aspects
    • G11C2213/79—Array wherein the access device being a transistor

Definitions

  • Fig. 1 illustrates a two terminal 1T-1MTJ (Magnetic Tunnel Junction) bit-cell 100 for STT-MRAM.
  • Bit-cell 100 includes an access transistor Ml and an MTJ device.
  • the MTJ device is the storage element of STT-MRAM, which includes a pinned magnetic layer and a free magnetic layer.
  • the free magnetic layer magnetization orientation can change with the write current direction. If the write current flows from the free magnetic layer to the pinned magnetic layer, the free magnetic layer magnetization aligns with the pinned magnetic layer and the MTJ device is in the parallel state (Rp) with low resistance. If the write current flows from the pinned magnetic layer to the free magnetic layer, the free magnetic layer magnetization direction opposes the pinned magnetic layer and the MTJ device is in the anti-parallel (RAP) state with high resistance.
  • RAP anti-parallel
  • resistive memory For these resistive memories, read operation is generally faster than write operation, and the write current is generally larger than the read current. Unlike SRAM (Static Random Access Memory) and DRAM (Dynamic Random Access Memory), which consume transient write power, resistive memory still consumes static write power whether or not the cell is flipped during write operation. The read power of these resistive memories may also be static depending on the implementation of the read sensor.
  • Fig. 1 illustrates a two terminal IT- 1MTJ bit-cell for STT-MRAM.
  • Fig. 2 is a conventional write path for a resistive memory.
  • Fig. 3 is a data driven write path in time domain, according to one embodiment of the disclosure.
  • Fig. 4 is a data driven write path in current domain, according to one embodiment of the disclosure.
  • Fig. 5 is a variable strength write driver for a data driven write path in current domain, according to one embodiment of the disclosure.
  • Fig. 6 is an array architecture that combines any or all embodiments of Figs. 3-5 with logic to perform read operation before write operation, according to one embodiment of the disclosure.
  • Fig. 7 is a write path architecture with self-controlled write operation, according to one embodiment of the disclosure.
  • Fig. 8 is a read path architecture with self-controlled read operation, according to one embodiment of the disclosure.
  • Fig. 9A is a source line logic for the read path architecture with self-controlled read operation, according to one embodiment of the disclosure.
  • Fig. 9B is a lead/lag detector for the read path architecture with self-controlled read operation, according to one embodiment of the disclosure.
  • Fig. 10 is a plot showing operation of the read path architecture with self-controlled read operation, according to one embodiment of the disclosure.
  • Fig. 11 is a smart device or a computer system or an SoC (system-on-chip) with any of the read and write design architectures described with reference to Figs. 3-10, according to one embodiment of the disclosure.
  • the embodiments describe write and read operation and design techniques for resistive memories to lower power consumption.
  • a data-driven write apparatus is used to lower power of write operation in resistive memories.
  • asymmetric write switch current between WriteO and Write 1 is used to lower power of write operation.
  • power savings in write operation between 25% and 37% of total write energy are realized by the apparatus.
  • the terms " WriteO” refers to write operation to write a logical low to the memory element
  • Write 1 refers to write operation to write a logical high to the memory element.
  • an apparatus is used to perform read operation before write operation. In such an embodiment, unnecessary writes are avoided by using an initial low-power read operation. Power savings, for example, in the range of 30%, may be realized when the read/write ratio is 50/50.
  • an apparatus is provided to perform self-controlled write operation. In this embodiment, write operation is stopped as soon as the bit-cell flips i.e., the bit-cell which is selected for being written to.
  • an apparatus is provided to perform self-controlled read operation. In this embodiment, read operation is stopped as soon as data is detected. Power savings, for example, in the range of 10% - 25%, in read power may be realized by the apparatus to perform self-controlled read operation.
  • signals are represented with lines. Some lines may be thicker, to indicate more constituent signal paths, and/or have arrows at one or more ends, to indicate primary information flow direction. Such indications are not intended to be limiting. Rather, the lines are used in connection with one or more exemplary embodiments to facilitate easier understanding of a circuit or a logical unit. Any represented signal, as dictated by design needs or preferences, may actually comprise one or more signals that may travel in either direction and may be implemented with any suitable type of signal scheme.
  • connection means a direct electrical connection between the things that are connected, without any intermediary devices.
  • coupled means either a direct electrical connection between the things that are connected or an indirect connection through one or more passive or active intermediary devices.
  • circuit means one or more passive and/or active components that are arranged to cooperate with one another to provide a desired function.
  • signal means at least one current signal, voltage signal or data/clock signal.
  • scaling generally refers to converting a design (schematic and layout) from one process technology to another process technology.
  • scaling generally also refers to downsizing layout and devices within the same technology node.
  • scaling may also refer to adjusting (e.g., slow down) of a signal frequency relative to another parameter, for example, power supply level.
  • substantially generally refer to being within +/- 20% of a target value.
  • the transistors are metal oxide semiconductor
  • MOS metal-oxide-semiconductor
  • the transistors also include Tri-Gate and FinFet transistors, Gate All Around Cylindrical Transistors or other devices implementing transistor functionality like carbon nano tubes or spintronic devices.
  • Source and drain terminals may be identical terminals and are interchangeably used herein.
  • Bi-polar junction transistors BJT PNP/NPN, BiCMOS, CMOS, eFET, etc.
  • BJT PNP/NPN Bi-polar junction transistors
  • BiCMOS BiCMOS
  • CMOS complementary metal-oxide-oxide-oxide-oxide-oxide-oxide-se-se-se-s
  • eFET eFET
  • MN indicates an n-type transistor (e.g., NMOS, NPN BJT, etc.) and the term “MP” indicates a p-type transistor (e.g., PMOS, PNP BJT, etc.).
  • Fig. 2 is a conventional write path 200 for a resistive memory.
  • write enable pass-gates 201 and 202 consists of write enable pass-gates 201 and 202, write drive buffers 203 and 204, and resistive memory elements coupled with their respective access (or select) transistors i.e., RMEo-Mlo to RME n -Ml n , where 'n' is an integer equal or greater than 1.
  • Wordline (WL) is received by each transistor.
  • Mlo receives WL ⁇ 0>
  • Ml n receives WL ⁇ n>, where 'n' is an integer greater than zero.
  • WREN write enable
  • One terminal of the bit-cell is coupled to bit line (BL) and the other end of the bit-cell is coupled to source or select line (SL).
  • Write data DATAIN is received by write drivers 203 and 204 that generate wrdata_b and wrdata, where wrdata_b is inverse of wrdata.
  • wrdata_b and wrdata are coupled to BL and SL, respectively.
  • the required write energies between the RAP and Rp states are asymmetric i.e., the energy required to switch from RAP to Rp (i.e., WriteO) can be substantially smaller than the energy required to switch Rp to RAP (i.e., Writel).
  • the conventional design 200 always consumes the worst case energy for Writel, and this wastes energy during WriteO.
  • Fig. 3 is a data driven write path 300 in time domain, according to one embodiment of the disclosure. It is pointed out that those elements of Fig. 3 having the same reference numbers (or names) as the elements of any other figure can operate or function in any manner similar to that described, but are not limited to such.
  • the STT-MRAM switching energy from R A p to R P can be substantially smaller than the switching energy from R P to R A p state (i.e., Writel).
  • the source follower effect reduces the current seen by the cell for Writel operation. Therefore, Writel energy is much greater than the WriteO energy.
  • Existing designs e.g., write path 200 expend the worst case write energy (i.e., the energy required for Writel) whether performing WriteO or Writel. This wastes energy during WriteO operation.
  • write path 300 comprises a selection unit 301 which is operable by DATAIN.
  • selection unit 301 is a multiplexer which receives at least two write enable signals— wrenl for enabling writing of a logical one, and wrenO for enabling writing of a logical zero to a selected bit-cell of the resistive memory. So as not to obscure the embodiments, elements and features discussed previously may not be repeated.
  • data-driven write architecture 300 reduces energy in the time domain with a write-enable pulse.
  • wrenl is a pulse with longer pulse duration than pulse duration of wrenO. In this embodiment, wrenl results in longer duration of write current and wrenO results in shorter duration of write current compared to one another.
  • DATAIN is low and wrenO is selected.
  • DATAIN is high and wrenl is selected.
  • pulse widths for wrenl and wrenO are programmable by software or hardware. In one embodiment, pulse widths for wrenl and wrenO are predetermined by fuses.
  • Fig. 4 is a data driven write path 400 in current domain, according to one embodiment of the disclosure. It is pointed out that those elements of Fig. 4 having the same reference numbers (or names) as the elements of any other figure can operate or function in any manner similar to that described, but are not limited to such.
  • write data drivers 401 and 402 have skewed current drive strengths relative to one another.
  • write data drivers 401 and 402 comprises inverters at their driving ends.
  • devices e.g., p-type device MPl, n-type device MNl, p-type device MP2, and n-type device MN2
  • MNl and MP2 are made larger in size (i.e., W/L) for Writel operation compared to traditional drivers 203 and 204 to provide more current for writing a logical one to a selected bit-cell compared to current for WriteO.
  • MN2 and MPl are made smaller in size (i.e., W/L) for WriteO operation compared to the same transistors in traditional drivers 203 and 204, to provide less current for writing a logical zero to a selected bit-cell compared to current for Writel.
  • MJT MJT
  • the sizes for MPl, MNl, MP2, and MN2 in each write buffers are re-sized to accommodate for asymmetric power consumption by WriteO and Writel e.g., WriteO current is less than Writel current.
  • adjustment to device sizes for write drivers 401 and 402 can be done dynamically (i.e., automatically) depending on DATAIN and DATAIN#. For example, when DATAIN is such that a logical zero is being written to a bit-cell, then the turn-on strengths of the devices MPl, MNl, MP2, and MN2 are adjusted i.e., MN2 and MPl are made larger in size (i.e., W/L) compared to the same transistors in traditional drivers 203 and 204.
  • write data drivers 401 and 402 (plus preceding inverter 403) replace write data drivers 203 and 204, respectively, of write path architecture 200.
  • Fig. 5 is a variable strength write driver 500 for a data driven write path in current domain, according to one embodiment of the disclosure. It is pointed out that those elements of Fig. 5 having the same reference numbers (or names) as the elements of any other figure can operate or function in any manner similar to that described, but are not limited to such.
  • variable strength write driver 500 comprises a differential driver 501, selection unit 502, and reference generator 503.
  • differential driver 501 comprises a p-type current source PH with an adjustable current strength, n-type current source NF with an adjustable current strength, p-type devices MPcdl and MPcd2, and n- type devices MNcdl and MNcd2.
  • DATAIN (Din) is received by gate terminals of MPcdl and MNcdl.
  • DATAIN# (Din# i.e., inverse of Din) is received by gate terminals of MPcd2 and MNcd2.
  • MPcdl and MNcdl are coupled in series with a common node providing output i.e., wrdata_b (also referred to as wrdata#).
  • source terminal of MPcdl is coupled to drain terminal (i.e., iVCC) of PH.
  • source terminal of MNcdl is coupled to drain terminal (i.e., iVSS) of NF.
  • source terminal of PH is coupled to power supply VCC.
  • source terminal of NF is coupled to ground.
  • MPcd2 and MNcd2 are coupled in series with a common node providing output i.e., wrdata.
  • source terminal of MPcd2 is coupled to drain terminal (i.e., iVCC) of PH.
  • source terminal of MNcd2 is coupled to drain terminal (i.e., iVSS) of NF.
  • DATAIN i.e., Din
  • selection unit 502 is one or more multiplexers which receive a plurality of voltage references which are used to select bias voltage levels for Vph and/or Vnh in response to DATAIN and signal "settings.”
  • selection unit 502 is an analog multiplexer which comprises pass gates.
  • selection unit 502 receives reference voltages e.g., Vcc, vl, v2, v3, v4, and Vss (i.e., ground), where vl is less than Vcc but greater than v2, v2 is greater than v3, v3 is greater than v4, v4 is greater than Vss. While the embodiment illustrates references, Vcc, vl, v2, v3, v4, and Vss, fewer or more references can be received by selection unit 502.
  • Vcc, vl, v2, v3, v4, and Vss fewer or more references can be received by selection unit 502.
  • reference voltages e.g., Vcc, vl, v2, v3, v4, and Vss are generated by reference generator 503.
  • reference generator 503 is a voltage divider.
  • voltage divider comprises a series of resistors R1-R5 coupled together to form a voltage divider to generate bias voltages vl, v2, v3, and v4.
  • reference generator is any known reference generator e.g., bandgap reference generator, etc.
  • Vph and Vnh are adjusted via DATAIN to achieve optimal write currents for WriteO and Writel operations. In one embodiment, Vph varies between 0V to 0.5V.
  • Vnh varies between IV to 0.5V.
  • Din is set to Vcc and Din# is set to Vss.
  • a relatively stronger bias is applied at Vph and Vnh.
  • Vph may be set to Vss
  • Vnh may be set Vcc.
  • wrdata# is coupled to Vss through a relatively strong footer in device NF
  • wrdata is coupled to Vcc through a relatively strong header in device PH. In such an embodiment, larger write current is generated.
  • Din is set to Vss and Din# is set to Vcc.
  • a relatively weaker bias is applied at Vph and Vnh.
  • Vph may be set to v3 and Vnh may be set v2.
  • wrdata# is coupled to Vcc through a relatively weak header in device PH, and wrdata is coupled to Vss through a relatively weak footer in device NF. In such an embodiment, a smaller write current is generated.
  • the setting for multiplexer 502 may be adjusted on the fly (i.e., dynamically) if it is found that a particular design, post-manufacturing, can be written with weaker bias settings, and thus lower current and lower power for either WriteO or Write 1 is realized.
  • selection by multiplexer 502 can made to match whichever write current is highest, for example, in the case that the MTJ is flipped or interchanged in position with the access device Ml .
  • Table 1 Normalized write energy with different percentage of WriteO operation and different write time or write current ratio
  • Table 1 shows exemplary normalized write energy results for different percentages of WriteO operations and different write times or write current ratios for WriteO and Write 1.
  • WriteO makes up 50% of total write operations
  • the energy savings from the embodiment of Fig. 5 is 25% better than a conventional design.
  • Write 0 is more likely than Writel, and the energy savings improves.
  • write data drivers 203 and 204 of write path architecture 200 are replaced with write driver 500.
  • Fig. 6 is an array architecture 600 that combines any or all embodiments of Figs.
  • architecture 600 first reads data. For example, if the output read data is identical to the input write data, there is no need to waste energy with a write.
  • read current is relatively small to avoid read disturbances, and read time is also typically much faster.
  • the energy dissipated by read circuitry is much smaller than that dissipated during write.
  • the time duration of a read operation is small compared with the time duration of a write operation.
  • data is read first with a small overhead in delay (e.g., 10%-20%) and energy (e.g., 5%). If the output read data is identical to the input write data, there is no need to waste time and energy on a write operation. The overall energy savings from skipping unnecessary write operations more than compensates for the small overhead incurred by the read operation.
  • Fig. 6 can be combined to improve energy savings for resistive memories.
  • Array architecture 600 is one embodiment that combines these techniques.
  • Other techniques of Figs. 3 and 4 can also be combined with the embodiment of Fig. 6.
  • architecture 600 comprises data array 601, reference array
  • write enable pass-gate M201 e.g., a transistor of pass-gate 201 of Fig. 2
  • reference enable pass-gate M601 read enable transistor controlled by rden
  • reference read enable transistor controlled by refrden e.g., a transistor of pass-gate 201 of Fig. 2
  • a single transistor is used to represent multiplexors (e.g., 202) for illustration purposes.
  • multiplexors e.g. 202
  • wrenO and wrenl pulses are provided to multiplexer 301, and one of the pulses (according to the DATAIN) is applied to both data array 601 and reference array 602.
  • a single wrenO/1 signal is selected based on DATAIN.
  • compare unit 603 comprises an exclusive-OR (XOR) logic. In other embodiments, other logic units may be used to implement compare unit 603.
  • compare unit 603 when rddataout and DATAIN match, output "cmp" of compare unit 603 is ' ⁇ ', wren is "0" and no write operation is needed. In this embodiment, wrenO and wrenl are not 0.
  • output cmp of compare unit 603 when rddataout and DATAIN do not match, output cmp of compare unit 603 is ⁇ ,' and one of wrenO/1 is selected depending on the polarity of DATAIN.
  • architecture 600 may only have the apparatus needed for performing read operation before write operation. In one embodiment, architecture 600 combines (in any combination) all the embodiments discussed.
  • Fig. 7 is a write path architecture 700 with self-controlled write operation, according to one embodiment of the disclosure. It is pointed out that those elements of Fig. 7 having the same reference numbers (or names) as the elements of any other figure can operate or function in any manner similar to that described, but are not limited to such.
  • the write time for any given bit-cell at any given time follows a distribution such that some bit-cells take longer to write than other bit-cells.
  • Existing designs source a current through the memory element for a time duration that guarantees writing cells with write times well above the mean, regardless of the actual time necessary to write that particular cell. For example, in an MTJ memory element in contemporary process technologies, a nominal write time of 10ns ensures a successful write for cells with a 5-sigma write time.
  • the aggregate write time is reduced to the time that it actually takes to write an average bit-cell. This reduction in write time translates to a reduction in the amount of time that current flows and, hence, a reduction in power consumption.
  • write path architecture 700 comprises a current sensor 701 and logic unit 702. So as not to obscure the embodiments, elements/features previously discussed are not repeated.
  • current sensor 701 senses current via sense line 703 of write drivers 203 and/or 204 to determine whether write drivers are writing the same data or different data i.e., the current through write drivers 203, 204, and the memory cell should all be the same since they are coupled together in series.
  • write path architecture 700 monitors the bit-cell current (via write drivers 203 and/or 204) to detect any change due to a resistance change in the memory element.
  • bit-cell current changes significantly, it means that the bit-cell has flipped and the write operation can be stopped.
  • current sensor 701 block outputs a '0' that disables the write pass-gates 201 and 202.
  • resistance of MTJ may change by 2x when switching states; it should be at least 1 ⁇ 2 the total resistance in the whole path (write driver 204 -> write pass-gate
  • write pass-gates 201 and 202 are blocked via logic gate
  • logic gate 702 if current sensor 701 indicates that write operation has been performed.
  • logic gate 702 is an AND gate.
  • logic gate 702 is a NAND gate.
  • other logic gates may be used to perform the function described.
  • write path architecture 700 avoids wasting power for bit- cells that flip before the worst-case 5-sigma cell, and it provides a complementary power savings method when used with other embodiments. In such an embodiment, the self- controlled write scheme reduces the aggregate write power dissipation. In one
  • architecture 700 combines (in any combination) all the embodiments discussed.
  • Fig. 8 is a read path architecture 800 with self-controlled read operation, according to one embodiment of the disclosure. It is pointed out that those elements of Fig. 8 having the same reference numbers (or names) as the elements of any other figure can operate or function in any manner similar to that described, but are not limited to such.
  • read path architecture 800 implements a "read complete" function in the sensing element. This output stops the flow of current during the present read operation.
  • the time needed to resolve the state of any given cell on any given chip may take longer or shorter than other cells on other chips.
  • Existing designs source a current through the memory element for a time duration that guarantees a successful read for cells and sensors with read times well above the mean - regardless of the actual time necessary for a particular sensor to read a particular cell.
  • a self-controlled read as described by the embodiment of read path architecture 800 reduces the aggregate read time down to the read time for an average cell and sensor. This translates to a reduction in the amount of time that current flows during read and, hence, a reduction in power consumption.
  • Read time is usually determined by a 5-sigma cell, however, the average read time is smaller.
  • Self-controlled read as described by the embodiment read path architecture 800, allows for a shorter read time in the aggregate than with the usual method of using 5- sigma read time for all cells.
  • a memory array comprises M-rows and N-columns of data bit-cells 840, each with a resistive memory element 890 that assumes either a lower resistance state with resistance RL or a higher resistance state with resistance RH.
  • a resistive memory element 890 that assumes either a lower resistance state with resistance RL or a higher resistance state with resistance RH.
  • For every N columns of data bit cells 840 there is a single M-row column of reference bit-cells fixed to the lower resistance state 850 and a single M-row column of reference bit-cells fixed to the higher resistance state 860.
  • decoder 805 selects one row and one column of the memory array to address a single data bit-cell 840: the YSELECT signal selects the column, and the WORDLINE signal selects the row.
  • the WORDLINE selects the same row as the data cell 840, and the REFSELECT signal selects both reference columns.
  • the RDSEL signal enables read operation for both the reference and data columns.
  • Fig. 9A are pulse drivers for source line logic 810 for the read path architecture
  • Fig. 9B is a time domain lead/lag detector (or data sensor) 880 for the read path architecture 800 with self-controlled read operation, according to one embodiment of the disclosure.
  • sourceline logic 810 comprises three buffers 911-913 that each sends a pulse through the data column and the reference columns.
  • the pulse will encounter a longer RC delay than the delay through the parallel combination of the reference columns.
  • the data sensor 880 senses the position in time of the data pulse relative to the reference pulse.
  • the lead/lag detector 880 comprises high-gain D flip- flops on the REFERENCE 981 and DATA 982 paths followed by high-gain cross-coupled NAND gates on the REFERENCE 983 and DATA 984 paths.
  • the flip-flops preserve the order of the rising edges of the DATA and REFERENCE pulses and prevent the falling edges from disturbing the DATAOUT output.
  • the cross-coupled NAND gates latch a data '0' on the DATAOUT signal until RESET.
  • the cross-coupled NAND gates latch a data T on the DATAOUT signal until RESET.
  • the activation of the READ COMPLETE signal is a logical function (such as
  • READ COMPLETE is used as a DFT (Design-For-Test) feature to confirm that the sensor actually fired, instead of the sensor's initial DATAOUT state just happening to be the same as the read data.
  • the READ COMPLETE signal can then disconnect the SOURCELINE from the BITLINE by disabling the access devices 830. This stops current from flowing through the data cell 840 and the reference cells 850/860.
  • the READ COMPLETE signal can also tri-state the pulse driver in the SOURCELINE logic 810 and disable the input buffers 985/986 on the flip-flops 981/982 in the lead/lag detector 880.
  • Fig. 10 is a plot 1000 showing operation of the read path architecture 800 with self-controlled read operation, according to one embodiment of the disclosure. It is pointed out that those elements of Fig. 10 having the same reference numbers (or names) as the elements of any other figure can operate or function in any manner similar to that described, but are not limited to such.
  • the first read in plot 1001 from 2ns to 10ns is a baseline read without the embodiment of Fig. 8, and the second read in plot 1001 from 10ns to 18ns uses a self- controlled read of Fig. 8 to save read power.
  • the READ COMPLETE signal is implemented as a logical Exclusive-OR (XOR) function of DATAOUT and DATAOUTB.
  • the READ COMPLETE signal shown in plot 1002 tri-states the SOURCELINE LOGIC drivers 911-913 and the LEAD/LAG input buffers 985/986, and it electrically disconnects the SOURCELINE from the BITLINE by disabling the RDEN signal as shown in plot 1003.
  • architecture 800 combines (in any combination) all the embodiments discussed.
  • Fig. 11 is a smart device or a computer system or an SoC (system-on-chip) with any of the read and write design architectures described with reference to Figs. 3-10, according to one embodiment of the disclosure. It is pointed out that those elements of Fig. 11 having the same reference numbers (or names) as the elements of any other figure can operate or function in any manner similar to that described, but are not limited to such.
  • Fig. 11 illustrates a block diagram of an embodiment of a mobile device in which flat surface interface connectors could be used.
  • computing device 1600 represents a mobile computing device, such as a computing tablet, a mobile phone or smart- phone, a wireless-enabled e-reader, or other wireless mobile device. It will be understood that certain components are shown generally, and not all components of such a device are shown in computing device 1600.
  • computing device 1600 includes a first processor 1610 with any of the read and write design architectures described with reference to embodiments of Figs. 3-10, according to the embodiments discussed.
  • Other blocks of the computing device 1600 may also include any of the read and write design architectures described with reference to embodiments of Figs. 3-10.
  • the various embodiments of the present disclosure may also comprise a network interface within 1670 such as a wireless interface so that a system embodiment may be incorporated into a wireless device, for example, cell phone or personal digital assistant.
  • processor 1610 can include one or more physical devices, such as microprocessors, application processors, microcontrollers, and the like.
  • the processing operations performed by processor 1610 include the execution of an operating platform or operating system on which applications and/or device functions are executed.
  • the processing operations include operations related to I O (input/output) with a human user or with other devices, operations related to power management, and/or operations related to connecting the computing device 1600 to another device.
  • the processing operations may also include operations related to audio I/O and/or display I/O.
  • computing device 1600 includes audio subsystem 1620, which represents hardware (e.g., audio hardware and audio circuits) and software (e.g., drivers, codecs) components associated with providing audio functions to the computing device. Audio functions can include speaker and/or headphone output, as well as microphone input. Devices for such functions can be integrated into computing device 1600, or connected to the computing device 1600. In one embodiment, a user interacts with the computing device 1600 by providing audio commands that are received and processed by processor 1610.
  • audio subsystem 1620 represents hardware (e.g., audio hardware and audio circuits) and software (e.g., drivers, codecs) components associated with providing audio functions to the computing device. Audio functions can include speaker and/or headphone output, as well as microphone input. Devices for such functions can be integrated into computing device 1600, or connected to the computing device 1600. In one embodiment, a user interacts with the computing device 1600 by providing audio commands that are received and processed by processor 1610.
  • Display subsystem 1630 represents hardware (e.g., display devices) and software
  • Display subsystem 1630 includes display interface 1632, which includes the particular screen or hardware device used to provide a display to a user. In one embodiment, display interface 1632 includes logic separate from processor 1610 to perform at least some processing related to the display. In one embodiment, display subsystem 1630 includes a touch screen (or touch pad) device that provides both output and input to a user.
  • display interface 1632 includes the particular screen or hardware device used to provide a display to a user. In one embodiment, display interface 1632 includes logic separate from processor 1610 to perform at least some processing related to the display. In one embodiment, display subsystem 1630 includes a touch screen (or touch pad) device that provides both output and input to a user.
  • I/O controller 1640 represents hardware devices and software components related to interaction with a user. I/O controller 1640 is operable to manage hardware that is part of audio subsystem 1620 and/or display subsystem 1630. Additionally, I/O controller 1640 illustrates a connection point for additional devices that connect to computing device 1600 through which a user might interact with the system. For example, devices that can be attached to the computing device 1600 might include microphone devices, speaker or stereo systems, video systems or other display devices, keyboard or keypad devices, or other I/O devices for use with specific applications such as card readers or other devices. [0081] As mentioned above, I/O controller 1640 can interact with audio subsystem 1620 and/or display subsystem 1630.
  • input through a microphone or other audio device can provide input or commands for one or more applications or functions of the computing device 1600.
  • audio output can be provided instead of, or in addition to display output.
  • display subsystem 1630 includes a touch screen
  • the display device also acts as an input device, which can be at least partially managed by I/O controller 1640.
  • I/O controller 1640 There can also be additional buttons or switches on the computing device 1600 to provide I/O functions managed by I/O controller 1640.
  • I/O controller 1640 manages devices such as accelerometers, cameras, light sensors or other environmental sensors, or other hardware that can be included in the computing device 1600.
  • the input can be part of direct user interaction, as well as providing environmental input to the system to influence its operations (such as filtering for noise, adjusting displays for brightness detection, applying a flash for a camera, or other features).
  • computing device 1600 includes power management 1650 that manages battery power usage, charging of the battery, and features related to power saving operation.
  • Memory subsystem 1660 includes memory devices for storing information in computing device 1600. Memory can include nonvolatile (state does not change if power to the memory device is interrupted) and/or volatile (state is indeterminate if power to the memory device is interrupted) memory devices. Memory subsystem 1660 can store application data, user data, music, photos, documents, or other data, as well as system data (whether long-term or temporary) related to the execution of the applications and functions of the computing device 1600.
  • Elements of embodiments are also provided as a machine -readable medium (e.g., memory 1660) for storing the computer-executable instructions (e.g., instructions to implement any other processes discussed herein).
  • the machine-readable medium e.g., memory 1660
  • embodiments of the disclosure may be downloaded as a computer program (e.g., BIOS) which may be transferred from a remote computer (e.g., a server) to a requesting computer (e.g., a client) by way of data signals via a communication link (e.g., a modem or network connection).
  • BIOS a computer program
  • a remote computer e.g., a server
  • a requesting computer e.g., a client
  • a communication link e.g., a modem or network connection
  • Connectivity 1670 includes hardware devices (e.g., wireless and/or wired connectors and communication hardware) and software components (e.g., drivers, protocol stacks) to enable the computing device 1600 to communicate with external devices.
  • the computing device 1600 could be separate devices, such as other computing devices, wireless access points or base stations, as well as peripherals such as headsets, printers, or other devices.
  • Connectivity 1670 can include multiple different types of connectivity.
  • the computing device 1600 is illustrated with cellular connectivity 1672 and wireless connectivity 1674.
  • Cellular connectivity 1672 refers generally to cellular network connectivity provided by wireless carriers, such as provided via GSM (global system for mobile
  • Wireless connectivity (or wireless interface) 1674 refers to wireless connectivity that is not cellular, and can include personal area networks (such as Bluetooth, Near Field, etc.), local area networks (such as Wi-Fi), and/or wide area networks (such as WiMax), or other wireless communication.
  • Peripheral connections 1680 include hardware interfaces and connectors, as well as software components (e.g., drivers, protocol stacks) to make peripheral connections. It will be understood that the computing device 1600 could both be a peripheral device ("to" 1682) to other computing devices, as well as have peripheral devices ("from” 1684) connected to it.
  • the computing device 1600 commonly has a "docking" connector to connect to other computing devices for purposes such as managing (e.g., downloading and/or uploading, changing, synchronizing) content on computing device 1600. Additionally, a docking connector can allow computing device 1600 to connect to certain peripherals that allow the computing device 1600 to control content output, for example, to audiovisual or other systems.
  • the computing device 1600 can make peripheral connections 1680 via common or standards-based connectors.
  • Common types can include a Universal Serial Bus (USB) connector (which can include any of a number of different hardware interfaces), DisplayPort including MiniDisplayPort (MDP), High Definition Multimedia Interface (HDMI), Firewire, or other types.
  • USB Universal Serial Bus
  • MDP MiniDisplayPort
  • HDMI High Definition Multimedia Interface
  • Firewire or other types.
  • DRAM Dynamic RAM
  • an apparatus comprises: a resistive memory cell coupled to a bit line and a select line; a first pass-gate coupled to the bit line; a second pass-gate coupled to the select line; and a multiplexer operable by input data, the multiplexer to provide a control signal to the first and second pass-gates according to logic level of the input data.
  • the multiplexer to receive at least two inputs of different pulse widths.
  • apparatus further comprises logic to adjust pulse widths of the at least two inputs.
  • the at least two inputs are first and second write enable pulses, the first write enable pulse for controlling duration of writing a logical high to the resistive memory, and the second write enable pulse for controlling duration of writing a logical low to the resistive memory.
  • the resistive memory is at least one of: STT-MRAM;
  • the apparatus further comprises: a first write driver to drive input data to the first pass-gate; and a second write driver to drive an inverse of the input data to the second pass-gate.
  • the resistive memory is an STT-MRAM bit- cell which comprises: a select transistor controllable by a word line; and a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
  • MTJ magnetic tunnel junction
  • an apparatus comprises: a resistive memory cell coupled to a bit line and a select line; a first pass-gate coupled to the bit line; a second pass-gate coupled to the select line; a first write driver to drive an input data to the first pass-gate, the first write driver having a first drive skew; and a second write driver to drive an inverse of the input data to the second pass-gate, the second write driver having a second drive skew, wherein the first drive skew is different than the second drive skew.
  • the apparatus further comprises logic to adjust first and second drive skews of the first and second write drivers. In one embodiment, the logic to dynamically adjust first and second drive skews of the first and second write drivers according to the input data. In one embodiment, the apparatus further comprises: a multiplexer operable by the input data, the multiplexer to provide a control signal to the first and second pass-gates according to logic level of the input data. In one embodiment, the multiplexer receives at least two inputs of different pulse widths. In one embodiment, the apparatus further comprises logic to adjust pulse widths of the at least two inputs.
  • the at least two inputs are first and second write enable pulses, the first write enable pulse for controlling duration of writing a logical high to the resistive memory, the second write enable pulse for controlling duration of writing a logical low to the resistive memory.
  • the resistive memory is at least one of: STT- MRAM; ReRAM; PCM; or CBRAM.
  • the resistive memory is an STT- MRAM bit-cell which comprises: a select transistor controllable by a word line; and a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
  • MTJ magnetic tunnel junction
  • an apparatus comprises: a resistive memory cell coupled to a bit line and a select line; a first pass-gate coupled to the bit line; a second pass-gate coupled to the select line; and a differential write driver to receive a differential input and to drive a differential output to the first and second pass-gates, wherein the differential write driver to cause a first output of the differential output to have a different drive strength than a second output of the differential output.
  • the differential write driver comprises an adjustable p-type current source.
  • the apparatus further comprises a variable voltage generator to provide a bias for the adjustable p-type current source according to the first or second outputs or both.
  • the differential write driver comprises an adjustable n-type current source.
  • the apparatus further comprises a variable voltage generator to provide a bias for the adjustable n-type current source according to the first or second outputs or both.
  • the variable voltage generator comprises: a multiplexer controllable by the first or second outputs or both; and a voltage divider to provide a plurality of voltages of different levels to the multiplexer.
  • the apparatus further comprises a multiplexer operable by the input data, the multiplexer to provide a control signal to the first and second pass-gates according to logic level of the input data.
  • the multiplexer to receive at least two inputs of different pulse widths.
  • the apparatus further comprises logic to adjust pulse widths of the at least two inputs.
  • the at least two inputs are first and second write enable pulses, the first write enable pulse for controlling duration of writing a logical high to the resistive memory, and the second write enable pulse for controlling duration of writing a logical low to the resistive memory.
  • the resistive memory is at least one of: STT-MRAM; ReRAM; PCM; or CBRAM.
  • the resistive memory is an STT-MRAM bit-cell which comprises: a select transistor controllable by a word line; and a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
  • MTJ magnetic tunnel junction
  • a resistive memory cell a comparator to compare read data and write data, and to generate an output indicating whether read data is same as write data; and logic to receive output from the comparator, the logic to generate a write enable for controlling a pass-gate coupled directly or indirectly to the resistive memory cell.
  • the logic to enable write operation if the output of the comparator indicates that the read data is different from the write data.
  • the logic to disable write operation if the output of the comparator indicates that the read data is same as the write data.
  • the apparatus further comprises logic to cause read operation before write operation.
  • the pass-gate is coupled to a bit line which is coupled to the resistive memory, wherein the pass-gate is a first pass gate, and wherein the apparatus further comprises: a second pass-gate coupled to a select line which is coupled to the resistive memory; and a differential write driver to receive a differential input and to drive a differential output to the first and second pass-gates, wherein the differential write driver to cause a first output of the differential output to have a different drive strength than a second output of the differential output.
  • the apparatus further comprises: a multiplexer operable by the input data, the multiplexer to provide a control signal to the logic unit according to logic level of the write data.
  • the multiplexer to receive at least two inputs of different pulse widths.
  • the apparatus further comprises logic to adjust pulse widths of the at least two inputs.
  • the at least two inputs are first and second write enable pulses, the first write enable pulse for controlling duration of writing a logical high to the resistive memory, and the second write enable pulse for controlling duration of writing a logical low to the resistive memory.
  • the pass-gate is coupled to a bit line which is coupled to the resistive memory, wherein the pass-gate is a first pass gate, and wherein the apparatus further comprises: a second pass-gate coupled to a select line which is coupled to the resistive memory; a first write driver to drive an input data to the first pass-gate, the first write driver having a first drive skew; and a second write driver to drive an inverse of the input data to the second pass- gate, the second write driver having a second drive skew, wherein the first drive skew is different than the second drive skew.
  • the apparatus further comprises logic to adjust first and second drive skews of the first and second write drivers. In one embodiment, the logic to dynamically adjust first and second drive skews of the first and second write drivers according to the input data.
  • the pass-gate is coupled to a bit line which is coupled to the resistive memory, wherein the pass-gate is a first pass gate, and wherein the apparatus further comprises: a second pass-gate coupled to a select line which is coupled to the resistive memory; and a differential write driver to receive a differential input and to drive a differential output to the first and second pass-gates, wherein the differential write driver to cause a first output of the differential output to have a different drive strength than a second output of the differential output.
  • the differential write driver comprises an adjustable p-type current source. In one embodiment, the apparatus further comprises a variable voltage generator to provide a bias for the adjustable p-type current source according to the first or second outputs or both. In one embodiment, the differential write driver comprises an adjustable n-type current source. In one embodiment, the apparatus further comprises a variable voltage generator to provide a bias for the adjustable n-type current source according to the first or second outputs or both. [00108] In one embodiment, the variable voltage generator comprises: a multiplexer controllable by the first or second outputs or both; and a voltage divider to provide a plurality of voltages of different levels to the multiplexer.
  • the resistive memory is at least one of: STT-MRAM; ReRAM; PCM; or CBRAM.
  • the resistive memory is an STT-MRAM bit-cell which comprises: a select transistor controllable by a word line; and a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
  • STT-MRAM STT-MRAM bit-cell which comprises: a select transistor controllable by a word line; and a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
  • MTJ magnetic tunnel junction
  • an apparatus comprises: a resistive memory cell; a write driver to receive input data for writing to the resistive memory cell; a current sensor to sense current in the write driver; and logic to receive output from the current sensor, the logic to generate a write enable for controlling a pass-gate coupled directly or indirectly to the resistive memory cell.
  • the logic to enable write operation if the output of the current sensor indicates that a write current change is within a threshold.
  • the apparatus further comprises: a comparator to compare read data and write data, and to generate an output indicating whether read data is same as write data, wherein the input data is the same as write data; and logic to receive output from the comparator, the logic to generate a write enable for controlling a pass-gate coupled directly or indirectly to the resistive memory cell.
  • the apparatus further comprises a pass-gate coupled to a bit line which is coupled to the resistive memory, wherein the pass-gate is a first pass gate, and wherein the apparatus further comprises: a second pass-gate coupled to a select line which is coupled to the resistive memory; and a differential write driver to receive a differential input and to drive a differential output to the first and second pass-gates, wherein the differential write driver to cause a first output of the differential output to have a different drive strength than a second output of the differential output.
  • the apparatus further comprises: a multiplexer operable by the input data, the multiplexer to provide a control signal to the logic unit according to logic level of the write data.
  • the multiplexer to receive at least two inputs of different pulse widths.
  • the apparatus further comprises logic to adjust pulse widths of the at least two inputs.
  • the at least two inputs are first and second write enable pulses, the first write enable pulse for controlling duration of writing a logical high to the resistive memory, and the second write enable pulse for controlling duration of writing a logical low to the resistive memory.
  • the apparatus further comprises a pass-gate coupled to a bit line which is coupled to the resistive memory, wherein the pass-gate is a first pass gate, and wherein the apparatus further comprises: a second pass-gate coupled to a select line which is coupled to the resistive memory; a first write driver to drive an input data to the first pass-gate, the first write driver having a first drive skew; and a second write driver to drive an inverse of the input data to the second pass-gate, the second write driver having a second drive skew, wherein the first drive skew is different than the second drive skew.
  • the apparatus further comprises logic to adjust first and second drive skews of the first and second write drivers. In one embodiment, the logic to dynamically adjust first and second drive skews of the first and second write drivers according to the input data.
  • the apparatus further comprises a pass-gate coupled to a bit line which is coupled to the resistive memory, wherein the pass-gate is a first pass gate, and wherein the apparatus further comprises: a second pass-gate coupled to a select line which is coupled to the resistive memory; and a differential write driver to receive a differential input and to drive a differential output to the first and second pass-gates, wherein the differential write driver to cause a first output of the differential output to have a different drive strength than a second output of the differential output.
  • the differential write driver comprises an adjustable p-type current source. In one embodiment, the apparatus further comprises a variable voltage generator to provide a bias for the adjustable p-type current source according to the first or second outputs or both. In one embodiment, wherein the differential write driver comprises an adjustable n- type current source. In one embodiment, the apparatus further comprises a variable voltage generator to provide a bias for the adjustable n-type current source according to the first or second outputs or both.
  • the variable voltage generator comprises: a multiplexer controllable by the first or second outputs or both; and a voltage divider to provide a plurality of voltages of different levels to the multiplexer.
  • the resistive memory is at least one of: STT-MRAM; ReRAM; PCM; or CBRAM.
  • the resistive memory is an STT-MRAM bit-cell which comprises: a select transistor controllable by a word line; and a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
  • MTJ magnetic tunnel junction
  • an apparatus comprises: an array of resistive memory cells for containing data; reference resistive memory bit-cells; a detector for comparing data read from a reference bit-cell, from among the reference resistive memory bit- cells, and data read a resistive memory cell from the array of resistive memory cells; and logic to disable read operation when output of detector indicates that data has been read from the resistive memory cell from the array of resistive memory cells.
  • the logic is operable to tri-state source line which is coupled to the resistive memory cell from the array of resistive memory cells.
  • the resistive memory is at least one of: STT-MRAM; ReRAM; PCM; or CBRAM.
  • the resistive memory is an STT-MRAM bit-cell which comprises: a select transistor controllable by a word line; and a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
  • STT-MRAM bit-cell which comprises: a select transistor controllable by a word line; and a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
  • MTJ magnetic tunnel junction
  • a system comprises, a processor; a wireless interface for allowing the processor to communicate with another device; a memory coupled to the processor, the memory according to any of the apparatus discussed above; and a display unit for displaying content processed by the processor.
  • the display unit is a touch screen.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Mram Or Spin Memory Techniques (AREA)
  • Static Random-Access Memory (AREA)

Abstract

Described are apparatuses for improving resistive memory energy efficiency. An apparatus performs data-driven write to make use of asymmetric write switch energy between write0 and write1 operations. The apparatus comprises: a resistive memory cell coupled to a bit line and a select line; a first pass-gate coupled to the bit line; a second pass-gate coupled to the select line; and a multiplexer operable by input data, the multiplexer to provide a control signal to the first and second pass-gates or to write drivers according to logic level of the input data. An apparatus comprises circuit for performing read before write operation which avoids unnecessary writes with an initial low power read operation. An apparatus comprises circuit to perform self-controlled write operation which stops the write operation as soon as bit-cell flips. An apparatus comprises circuit for performing self-controlled read operation which stops read operation as soon as data is detected.

Description

APPARATUS FOR LOW POWER WRITE AND READ OPERATIONS FOR RESISTIVE MEMORY
BACKGROUND
[0001] On chip embedded memory with non-volatility can enable energy and computational efficiency. Several new types of solid-state, high-density, non-volatile memories store information using a memory element with a variable resistance. The resistance of spin transfer torque - magnetic random access memory (STT-MRAM) depends on the relative magnetization polarities of two magnetic layers. Other variable resistance memories include resistive RAM (ReRAM) and conductive bridging RAM (CbRAM), whose resistances depend on the formation and elimination of conduction paths through a dielectric or an electrolyte. There is also phase change memory (PCM), for which the resistivity of a cell depends on the crystalline or amorphous state of a chalcogenide.
[0002] Fig. 1 illustrates a two terminal 1T-1MTJ (Magnetic Tunnel Junction) bit-cell 100 for STT-MRAM. Bit-cell 100 includes an access transistor Ml and an MTJ device. The MTJ device is the storage element of STT-MRAM, which includes a pinned magnetic layer and a free magnetic layer. The free magnetic layer magnetization orientation can change with the write current direction. If the write current flows from the free magnetic layer to the pinned magnetic layer, the free magnetic layer magnetization aligns with the pinned magnetic layer and the MTJ device is in the parallel state (Rp) with low resistance. If the write current flows from the pinned magnetic layer to the free magnetic layer, the free magnetic layer magnetization direction opposes the pinned magnetic layer and the MTJ device is in the anti-parallel (RAP) state with high resistance.
[0003] For these resistive memories, read operation is generally faster than write operation, and the write current is generally larger than the read current. Unlike SRAM (Static Random Access Memory) and DRAM (Dynamic Random Access Memory), which consume transient write power, resistive memory still consumes static write power whether or not the cell is flipped during write operation. The read power of these resistive memories may also be static depending on the implementation of the read sensor.
Reducing read and write energies are a challenge for resistive memory in order to meet the targets for high performance and low power applications.
BRIEF DESCRIPTION OF THE DRAWINGS
[0004] The embodiments of the disclosure will be understood more fully from the detailed description given below and from the accompanying drawings of various embodiments of the disclosure, which, however, should not be taken to limit the disclosure to the specific embodiments, but are for explanation and understanding only.
[0005] Fig. 1 illustrates a two terminal IT- 1MTJ bit-cell for STT-MRAM.
[0006] Fig. 2 is a conventional write path for a resistive memory.
[0007] Fig. 3 is a data driven write path in time domain, according to one embodiment of the disclosure.
[0008] Fig. 4 is a data driven write path in current domain, according to one embodiment of the disclosure.
[0009] Fig. 5 is a variable strength write driver for a data driven write path in current domain, according to one embodiment of the disclosure.
[0010] Fig. 6 is an array architecture that combines any or all embodiments of Figs. 3-5 with logic to perform read operation before write operation, according to one embodiment of the disclosure.
[0011] Fig. 7 is a write path architecture with self-controlled write operation, according to one embodiment of the disclosure.
[0012] Fig. 8 is a read path architecture with self-controlled read operation, according to one embodiment of the disclosure.
[0013] Fig. 9A is a source line logic for the read path architecture with self-controlled read operation, according to one embodiment of the disclosure.
[0014] Fig. 9B is a lead/lag detector for the read path architecture with self-controlled read operation, according to one embodiment of the disclosure.
[0015] Fig. 10 is a plot showing operation of the read path architecture with self- controlled read operation, according to one embodiment of the disclosure.
[0016] Fig. 11 is a smart device or a computer system or an SoC (system-on-chip) with any of the read and write design architectures described with reference to Figs. 3-10, according to one embodiment of the disclosure.
DETAILED DESCRIPTION
[0017] The embodiments describe write and read operation and design techniques for resistive memories to lower power consumption. In one embodiment, a data-driven write apparatus is used to lower power of write operation in resistive memories. In such an embodiment, asymmetric write switch current between WriteO and Write 1 is used to lower power of write operation. For example, power savings in write operation between 25% and 37% of total write energy are realized by the apparatus. [0018] In the following embodiments, the terms " WriteO" refers to write operation to write a logical low to the memory element, and "Write 1" refers to write operation to write a logical high to the memory element. In one embodiment, an apparatus is used to perform read operation before write operation. In such an embodiment, unnecessary writes are avoided by using an initial low-power read operation. Power savings, for example, in the range of 30%, may be realized when the read/write ratio is 50/50.
[0019] In one embodiment, an apparatus is provided to perform self-controlled write operation. In this embodiment, write operation is stopped as soon as the bit-cell flips i.e., the bit-cell which is selected for being written to. In one embodiment, an apparatus is provided to perform self-controlled read operation. In this embodiment, read operation is stopped as soon as data is detected. Power savings, for example, in the range of 10% - 25%, in read power may be realized by the apparatus to perform self-controlled read operation.
[0020] Although the underlying memory element for resistive memory technologies varies, methods for reading and writing are electrically similar and are encompassed by embodiments. The embodiments can be combined to achieve the best energy savings for resistive memories.
[0021] In the following description, numerous details are discussed to provide a more thorough explanation of embodiments of the present disclosure. It will be apparent, however, to one skilled in the art, that embodiments of the present disclosure may be practiced without these specific details. In other instances, well-known structures and devices are shown in block diagram form, rather than in detail, in order to avoid obscuring embodiments of the present disclosure.
[0022] Note that in the corresponding drawings of the embodiments, signals are represented with lines. Some lines may be thicker, to indicate more constituent signal paths, and/or have arrows at one or more ends, to indicate primary information flow direction. Such indications are not intended to be limiting. Rather, the lines are used in connection with one or more exemplary embodiments to facilitate easier understanding of a circuit or a logical unit. Any represented signal, as dictated by design needs or preferences, may actually comprise one or more signals that may travel in either direction and may be implemented with any suitable type of signal scheme.
[0023] Throughout the specification, and in the claims, the term "connected" means a direct electrical connection between the things that are connected, without any intermediary devices. The term "coupled" means either a direct electrical connection between the things that are connected or an indirect connection through one or more passive or active intermediary devices. The term "circuit" means one or more passive and/or active components that are arranged to cooperate with one another to provide a desired function. The term "signal" means at least one current signal, voltage signal or data/clock signal. The meaning of "a," "an," and "the" include plural references. The meaning of "in" includes "in" and "on."
[0024] The term "scaling" generally refers to converting a design (schematic and layout) from one process technology to another process technology. The term "scaling" generally also refers to downsizing layout and devices within the same technology node. The term "scaling" may also refer to adjusting (e.g., slow down) of a signal frequency relative to another parameter, for example, power supply level. The terms "substantially," "close," "approximately," "near," and "about," generally refer to being within +/- 20% of a target value.
[0025] Unless otherwise specified the use of the ordinal adjectives "first," "second," and
"third," etc., to describe a common object, merely indicate that different instances of like objects are being referred to, and are not intended to imply that the objects so described must be in a given sequence, either temporally, spatially, in ranking or in any other manner.
[0026] For purposes of the embodiments, the transistors are metal oxide semiconductor
(MOS) transistors, which include drain, source, gate, and bulk terminals. The transistors also include Tri-Gate and FinFet transistors, Gate All Around Cylindrical Transistors or other devices implementing transistor functionality like carbon nano tubes or spintronic devices. Source and drain terminals may be identical terminals and are interchangeably used herein. Those skilled in the art will appreciate that other transistors, for example, Bi-polar junction transistors— BJT PNP/NPN, BiCMOS, CMOS, eFET, etc., may be used without departing from the scope of the disclosure. The term "MN" indicates an n-type transistor (e.g., NMOS, NPN BJT, etc.) and the term "MP" indicates a p-type transistor (e.g., PMOS, PNP BJT, etc.).
[0027] Fig. 2 is a conventional write path 200 for a resistive memory. The write path
200 consists of write enable pass-gates 201 and 202, write drive buffers 203 and 204, and resistive memory elements coupled with their respective access (or select) transistors i.e., RMEo-Mlo to RMEn-Mln, where 'n' is an integer equal or greater than 1. Wordline (WL) is received by each transistor. For example, Mlo receives WL<0>, and Mln receives WL<n>, where 'n' is an integer greater than zero. WREN (write enable) is used to control the pass-gates 201 and 202. One terminal of the bit-cell is coupled to bit line (BL) and the other end of the bit-cell is coupled to source or select line (SL). Write data DATAIN is received by write drivers 203 and 204 that generate wrdata_b and wrdata, where wrdata_b is inverse of wrdata. Depending on the logical level of WREN, wrdata_b and wrdata are coupled to BL and SL, respectively. [0028] When WREN is high and DATAIN is also high, the current flow across the selected bit-cell switches it from the Rp state to the RAP state (i.e., Writel). When WREN is high and DATAIN is low, the selected bit-cell switches from RAP to Rp (i.e., WriteO). The required write energies between the RAP and Rp states are asymmetric i.e., the energy required to switch from RAP to Rp (i.e., WriteO) can be substantially smaller than the energy required to switch Rp to RAP (i.e., Writel). The conventional design 200 always consumes the worst case energy for Writel, and this wastes energy during WriteO.
[0029] Fig. 3 is a data driven write path 300 in time domain, according to one embodiment of the disclosure. It is pointed out that those elements of Fig. 3 having the same reference numbers (or names) as the elements of any other figure can operate or function in any manner similar to that described, but are not limited to such.
[0030] For resistive memory, WriteO and Writel switching energies are asymmetric.
For example, the STT-MRAM switching energy from RAp to RP (i.e., WriteO) can be substantially smaller than the switching energy from RP to RAp state (i.e., Writel). In addition, the source follower effect reduces the current seen by the cell for Writel operation. Therefore, Writel energy is much greater than the WriteO energy. Existing designs (e.g., write path 200) expend the worst case write energy (i.e., the energy required for Writel) whether performing WriteO or Writel. This wastes energy during WriteO operation.
[0031] The embodiment of Fig. 3 uses a "data-driven write" technique to
significantly reduce overall write energy. This can be done either in the time domain or in the current domain. In the time domain as discussed with reference to Fig. 3 and Fig. 4, a longer write pulse is applied for Writel than for WriteO, according to one embodiment. In the current domain as discussed with reference to Fig. 5 and Fig. 6, write time is fixed and a larger write current is sourced for Writel than for WriteO, according to one embodiment.
[0032] Referring to Fig. 3, in one embodiment, write path 300 comprises a selection unit 301 which is operable by DATAIN. In one embodiment, selection unit 301 is a multiplexer which receives at least two write enable signals— wrenl for enabling writing of a logical one, and wrenO for enabling writing of a logical zero to a selected bit-cell of the resistive memory. So as not to obscure the embodiments, elements and features discussed previously may not be repeated.
[0033] In one embodiment, data-driven write architecture 300 reduces energy in the time domain with a write-enable pulse. In one embodiment, wrenl is a pulse with longer pulse duration than pulse duration of wrenO. In this embodiment, wrenl results in longer duration of write current and wrenO results in shorter duration of write current compared to one another. In one embodiment, for WriteO operation, DATAIN is low and wrenO is selected. In one embodiment, for Write 1 operation, DATAIN is high and wrenl is selected. In one embodiment, pulse widths for wrenl and wrenO are programmable by software or hardware. In one embodiment, pulse widths for wrenl and wrenO are predetermined by fuses.
[0034] Fig. 4 is a data driven write path 400 in current domain, according to one embodiment of the disclosure. It is pointed out that those elements of Fig. 4 having the same reference numbers (or names) as the elements of any other figure can operate or function in any manner similar to that described, but are not limited to such.
[0035] In one embodiment, write data drivers 401 and 402 have skewed current drive strengths relative to one another. In one embodiment, write data drivers 401 and 402 comprises inverters at their driving ends. In one embodiment, devices (e.g., p-type device MPl, n-type device MNl, p-type device MP2, and n-type device MN2) in each write buffer are sized such that WriteO current is less than Write 1 current. In one embodiment, MNl and MP2 are made larger in size (i.e., W/L) for Writel operation compared to traditional drivers 203 and 204 to provide more current for writing a logical one to a selected bit-cell compared to current for WriteO. In one embodiment, MN2 and MPl are made smaller in size (i.e., W/L) for WriteO operation compared to the same transistors in traditional drivers 203 and 204, to provide less current for writing a logical zero to a selected bit-cell compared to current for Writel.
[0036] In one embodiment, if the orientation of the resistive memory element (e.g.,
MJT) is changed or the positions of the MTJ and the access device are interchanged, the sizes for MPl, MNl, MP2, and MN2 in each write buffers are re-sized to accommodate for asymmetric power consumption by WriteO and Writel e.g., WriteO current is less than Writel current.
[0037] In one embodiment, adjustment to device sizes for write drivers 401 and 402 can be done dynamically (i.e., automatically) depending on DATAIN and DATAIN#. For example, when DATAIN is such that a logical zero is being written to a bit-cell, then the turn-on strengths of the devices MPl, MNl, MP2, and MN2 are adjusted i.e., MN2 and MPl are made larger in size (i.e., W/L) compared to the same transistors in traditional drivers 203 and 204. In one embodiment, write data drivers 401 and 402 (plus preceding inverter 403) replace write data drivers 203 and 204, respectively, of write path architecture 200.
[0038] Fig. 5 is a variable strength write driver 500 for a data driven write path in current domain, according to one embodiment of the disclosure. It is pointed out that those elements of Fig. 5 having the same reference numbers (or names) as the elements of any other figure can operate or function in any manner similar to that described, but are not limited to such.
[0039] In one embodiment, variable strength write driver 500 comprises a differential driver 501, selection unit 502, and reference generator 503. In one embodiment, differential driver 501 comprises a p-type current source PH with an adjustable current strength, n-type current source NF with an adjustable current strength, p-type devices MPcdl and MPcd2, and n- type devices MNcdl and MNcd2. In one embodiment, DATAIN (Din) is received by gate terminals of MPcdl and MNcdl. In one embodiment, DATAIN# (Din# i.e., inverse of Din) is received by gate terminals of MPcd2 and MNcd2.
[0040] In one embodiment, MPcdl and MNcdl are coupled in series with a common node providing output i.e., wrdata_b (also referred to as wrdata#). In one embodiment, source terminal of MPcdl is coupled to drain terminal (i.e., iVCC) of PH. In one embodiment, source terminal of MNcdl is coupled to drain terminal (i.e., iVSS) of NF. In one embodiment, source terminal of PH is coupled to power supply VCC. In one embodiment, source terminal of NF is coupled to ground. In one embodiment, MPcd2 and MNcd2 are coupled in series with a common node providing output i.e., wrdata. In one embodiment, source terminal of MPcd2 is coupled to drain terminal (i.e., iVCC) of PH. In one embodiment, source terminal of MNcd2 is coupled to drain terminal (i.e., iVSS) of NF.
[0041] In one embodiment, DATAIN (i.e., Din) is used to determine bias voltages Vph for PH and/or Vnh for NF. In one embodiment, selection unit 502 is one or more multiplexers which receive a plurality of voltage references which are used to select bias voltage levels for Vph and/or Vnh in response to DATAIN and signal "settings." In one embodiment, selection unit 502 is an analog multiplexer which comprises pass gates. In one embodiment, selection unit 502 receives reference voltages e.g., Vcc, vl, v2, v3, v4, and Vss (i.e., ground), where vl is less than Vcc but greater than v2, v2 is greater than v3, v3 is greater than v4, v4 is greater than Vss. While the embodiment illustrates references, Vcc, vl, v2, v3, v4, and Vss, fewer or more references can be received by selection unit 502.
[0042] In one embodiment, reference voltages e.g., Vcc, vl, v2, v3, v4, and Vss are generated by reference generator 503. In one embodiment, reference generator 503 is a voltage divider. In one embodiment, voltage divider comprises a series of resistors R1-R5 coupled together to form a voltage divider to generate bias voltages vl, v2, v3, and v4. In other embodiments, reference generator is any known reference generator e.g., bandgap reference generator, etc. Vph and Vnh are adjusted via DATAIN to achieve optimal write currents for WriteO and Writel operations. In one embodiment, Vph varies between 0V to 0.5V. In one embodiment, Vnh varies between IV to 0.5V. [0043] In one embodiment, for a Write 1, Din is set to Vcc and Din# is set to Vss. In one embodiment, a relatively stronger bias is applied at Vph and Vnh. For example, Vph may be set to Vss, and Vnh may be set Vcc. In such an embodiment, wrdata# is coupled to Vss through a relatively strong footer in device NF, and wrdata is coupled to Vcc through a relatively strong header in device PH. In such an embodiment, larger write current is generated.
[0044] In one embodiment, for WriteO, Din is set to Vss and Din# is set to Vcc. In one embodiment, a relatively weaker bias is applied at Vph and Vnh. For example, Vph may be set to v3 and Vnh may be set v2. In such an embodiment, wrdata# is coupled to Vcc through a relatively weak header in device PH, and wrdata is coupled to Vss through a relatively weak footer in device NF. In such an embodiment, a smaller write current is generated. In one embodiment, the setting for multiplexer 502 may be adjusted on the fly (i.e., dynamically) if it is found that a particular design, post-manufacturing, can be written with weaker bias settings, and thus lower current and lower power for either WriteO or Write 1 is realized. In one embodiment, selection by multiplexer 502 can made to match whichever write current is highest, for example, in the case that the MTJ is flipped or interchanged in position with the access device Ml .
[0045] Existing designs use a write current magnitude and write time duration that meet the worst case scenario of the Write 1 operation - regardless of whether they are performing WriteO or Write 1. For any given application, the power savings for the "data- driven write" technique varies depending on the distribution of WriteO and Write 1 operations. A typical usage case may be defined as one where WriteO and Writel operations are equally likely and each occurs 50% of the time. In this case, the energy savings is 25% better than existing designs. For computer architectures and applications with WriteO more likely than Writel, the power savings improve. For example, if 75% of the total write operations are WriteO operations, then the write energy savings improves to 37%.
Table 1: Normalized write energy with different percentage of WriteO operation and different write time or write current ratio
Figure imgf000009_0001
[0046] Table 1 shows exemplary normalized write energy results for different percentages of WriteO operations and different write times or write current ratios for WriteO and Write 1. When WriteO makes up 50% of total write operations, the energy savings from the embodiment of Fig. 5 is 25% better than a conventional design. For some computer architectures and applications, Write 0 is more likely than Writel, and the energy savings improves. For example, if WriteO operation occurs during 75% of total write operations, the energy savings is 37% from the embodiment of Fig. 5 compared to conventional design. In one embodiment, write data drivers 203 and 204 of write path architecture 200 are replaced with write driver 500.
[0047] Fig. 6 is an array architecture 600 that combines any or all embodiments of Figs.
3-5 with logic to perform read operation before write operation, according to one embodiment of the disclosure. It is pointed out that those elements of Fig. 6 having the same reference numbers (or names) as the elements of any other figure can operate or function in any manner similar to that described, but are not limited to such.
[0048] For resistive memory, read time is much faster than the write time. Hence, read energy is much smaller than write energy. For example, read energy is about 5% of write energy for STT-MRAM in contemporary process technologies. In one embodiment, during each write operation, architecture 600 first reads data. For example, if the output read data is identical to the input write data, there is no need to waste energy with a write.
[0049] For resistive memory, read current is relatively small to avoid read disturbances, and read time is also typically much faster. Hence, the energy dissipated by read circuitry is much smaller than that dissipated during write. In addition, the time duration of a read operation is small compared with the time duration of a write operation. In one embodiment, during each write operation, data is read first with a small overhead in delay (e.g., 10%-20%) and energy (e.g., 5%). If the output read data is identical to the input write data, there is no need to waste time and energy on a write operation. The overall energy savings from skipping unnecessary write operations more than compensates for the small overhead incurred by the read operation.
[0050] The embodiments of "data driven write" of Fig. 5 and "read before write" of
Fig. 6 can be combined to improve energy savings for resistive memories. Array architecture 600 is one embodiment that combines these techniques. Other techniques of Figs. 3 and 4 can also be combined with the embodiment of Fig. 6.
[0051] In one embodiment, architecture 600 comprises data array 601, reference array
602, compare unit 603, logic gate 604, write driver 605 (wrdrv), sense amplifier (SA) 606, reference multiplexer 607, write enable multiplexer 301, column select unit 608, write enable pass-gate M201 (e.g., a transistor of pass-gate 201 of Fig. 2), reference enable pass-gate M601, read enable transistor controlled by rden, and reference read enable transistor controlled by refrden.
[0052] So as not to obscure the embodiments, a single transistor is used to represent multiplexors (e.g., 202) for illustration purposes. In one embodiment, wrenO and wrenl pulses are provided to multiplexer 301, and one of the pulses (according to the DATAIN) is applied to both data array 601 and reference array 602. For reference write, a single wrenO/1 signal is selected based on DATAIN.
[0053] In one embodiment, during read portion of the operation, both rden and refrden cause their respective transistors to be turned on. In such an embodiment, rddataout is generated through SA circuit 606. In one embodiment, during data write operation, the read portion of the operation is performed first, and rddataout is compared with DATAIN by compare unit 603. In one embodiment, compare unit 603 comprises an exclusive-OR (XOR) logic. In other embodiments, other logic units may be used to implement compare unit 603. In one embodiment, when rddataout and DATAIN match, output "cmp" of compare unit 603 is 'Ο', wren is "0" and no write operation is needed. In this embodiment, wrenO and wrenl are not 0. In one embodiment, when rddataout and DATAIN do not match, output cmp of compare unit 603 is Ί,' and one of wrenO/1 is selected depending on the polarity of DATAIN.
[0054] While the embodiment combines the apparatus of Fig. 3, architecture 600 may only have the apparatus needed for performing read operation before write operation. In one embodiment, architecture 600 combines (in any combination) all the embodiments discussed.
[0055] Fig. 7 is a write path architecture 700 with self-controlled write operation, according to one embodiment of the disclosure. It is pointed out that those elements of Fig. 7 having the same reference numbers (or names) as the elements of any other figure can operate or function in any manner similar to that described, but are not limited to such.
[0056] In one embodiment whether performing Write 1 or WriteO, the write time for any given bit-cell at any given time follows a distribution such that some bit-cells take longer to write than other bit-cells. Existing designs source a current through the memory element for a time duration that guarantees writing cells with write times well above the mean, regardless of the actual time necessary to write that particular cell. For example, in an MTJ memory element in contemporary process technologies, a nominal write time of 10ns ensures a successful write for cells with a 5-sigma write time. With a self-controlled write implemented by write path architecture 700, the aggregate write time is reduced to the time that it actually takes to write an average bit-cell. This reduction in write time translates to a reduction in the amount of time that current flows and, hence, a reduction in power consumption.
[0057] In one embodiment, write path architecture 700 comprises a current sensor 701 and logic unit 702. So as not to obscure the embodiments, elements/features previously discussed are not repeated. In one embodiment, current sensor 701 senses current via sense line 703 of write drivers 203 and/or 204 to determine whether write drivers are writing the same data or different data i.e., the current through write drivers 203, 204, and the memory cell should all be the same since they are coupled together in series. For example, write path architecture 700 monitors the bit-cell current (via write drivers 203 and/or 204) to detect any change due to a resistance change in the memory element.
[0058] If the bit-cell current changes significantly, it means that the bit-cell has flipped and the write operation can be stopped. Upon a significant increase or decrease in current, current sensor 701 block outputs a '0' that disables the write pass-gates 201 and 202. For example, resistance of MTJ may change by 2x when switching states; it should be at least ½ the total resistance in the whole path (write driver 204 -> write pass-gate
202->access device M l-> MTJ -> write pass-gate 201-^ write driver 203), so in this example "significant" would be a change of 25% in the current magnitude.
[0059] In one embodiment, write pass-gates 201 and 202 are blocked via logic gate
702 if current sensor 701 indicates that write operation has been performed. In one embodiment, logic gate 702 is an AND gate. In another embodiment, logic gate 702 is a NAND gate. In other embodiments, other logic gates may be used to perform the function described. In one embodiment, write path architecture 700 avoids wasting power for bit- cells that flip before the worst-case 5-sigma cell, and it provides a complementary power savings method when used with other embodiments. In such an embodiment, the self- controlled write scheme reduces the aggregate write power dissipation. In one
embodiment, architecture 700 combines (in any combination) all the embodiments discussed.
[0060] Fig. 8 is a read path architecture 800 with self-controlled read operation, according to one embodiment of the disclosure. It is pointed out that those elements of Fig. 8 having the same reference numbers (or names) as the elements of any other figure can operate or function in any manner similar to that described, but are not limited to such.
[0061] During a read operation (whether sensing current, voltage, or RC (resistor- capacitor) time constants, current flows across the memory element. Although the total read energy is generally less than the total write energy, read energy still has a significant and application-dependent impact on the system power consumption. Reducing read energy may also save write energy when using the "read before write" approach described with reference to Fig. 8. For the self-controlled read, read path architecture 800 implements a "read complete" function in the sensing element. This output stops the flow of current during the present read operation.
[0062] In one embodiment, when reading, the time needed to resolve the state of any given cell on any given chip may take longer or shorter than other cells on other chips. Existing designs source a current through the memory element for a time duration that guarantees a successful read for cells and sensors with read times well above the mean - regardless of the actual time necessary for a particular sensor to read a particular cell. For example, in an MTJ memory element in contemporary process technologies, current flows for up to 2ns in order to successfully read cells and sensors with a 6-sigma read time. A self-controlled read as described by the embodiment of read path architecture 800 reduces the aggregate read time down to the read time for an average cell and sensor. This translates to a reduction in the amount of time that current flows during read and, hence, a reduction in power consumption.
[0063] Read time is usually determined by a 5-sigma cell, however, the average read time is smaller. Self-controlled read, as described by the embodiment read path architecture 800, allows for a shorter read time in the aggregate than with the usual method of using 5- sigma read time for all cells.
[0064] A memory array comprises M-rows and N-columns of data bit-cells 840, each with a resistive memory element 890 that assumes either a lower resistance state with resistance RL or a higher resistance state with resistance RH. For every N columns of data bit cells 840, there is a single M-row column of reference bit-cells fixed to the lower resistance state 850 and a single M-row column of reference bit-cells fixed to the higher resistance state 860. During a read operation, decoder 805 selects one row and one column of the memory array to address a single data bit-cell 840: the YSELECT signal selects the column, and the WORDLINE signal selects the row.
[0065] Likewise, for the reference bit-cells 850/860, the WORDLINE selects the same row as the data cell 840, and the REFSELECT signal selects both reference columns. The RDSEL signal enables read operation for both the reference and data columns.
Selection activates access devices 830 that electrically connect the sourceline logic 810 to the data sensor 880 on the BITLINE. The access device 830 may be an NMOS transistor, a PMOS transistor, or a CMOS pass-gate. [0066] Fig. 9A are pulse drivers for source line logic 810 for the read path architecture
800 with self-controlled read operation, according to one embodiment of the disclosure. Fig. 9B is a time domain lead/lag detector (or data sensor) 880 for the read path architecture 800 with self-controlled read operation, according to one embodiment of the disclosure.
[0067] It is pointed out that those elements of Figs. 9A-B having the same reference numbers (or names) as the elements of any other figure can operate or function in any manner similar to that described, but are not limited to such.
[0068] In one embodiment, sourceline logic 810 comprises three buffers 911-913 that each sends a pulse through the data column and the reference columns. For a data cell 840 in the RH (RAP) state, the pulse will encounter a longer RC delay than the delay through the parallel combination of the reference columns. Similarly, for a data cell 840 in the RL (Rp) state, the pulse will encounter a shorter RC delay than the delay through the parallel combination of the reference columns. In one embodiment, to detect the state of the data cell, the data sensor 880 senses the position in time of the data pulse relative to the reference pulse. In one embodiment, the lead/lag detector 880 comprises high-gain D flip- flops on the REFERENCE 981 and DATA 982 paths followed by high-gain cross-coupled NAND gates on the REFERENCE 983 and DATA 984 paths.
[0069] In one embodiment, after RESET, the flip-flops preserve the order of the rising edges of the DATA and REFERENCE pulses and prevent the falling edges from disturbing the DATAOUT output. In one embodiment, if a REFERENCE edge arrives first, the cross-coupled NAND gates latch a data '0' on the DATAOUT signal until RESET. In one embodiment, if a DATA edge arrives first, the cross-coupled NAND gates latch a data T on the DATAOUT signal until RESET. In one embodiment, when either DATAOUT or DATAOUTB rises, there is no longer a need to induce current through the data 840 and reference cells 850/860.
[0070] The activation of the READ COMPLETE signal is a logical function (such as
"exclusive-OR (XOR)") of the DATAOUT and DATAOUTB signals. In one embodiment, READ COMPLETE is used as a DFT (Design-For-Test) feature to confirm that the sensor actually fired, instead of the sensor's initial DATAOUT state just happening to be the same as the read data. In one embodiment, the READ COMPLETE signal can then disconnect the SOURCELINE from the BITLINE by disabling the access devices 830. This stops current from flowing through the data cell 840 and the reference cells 850/860. In one embodiment, the READ COMPLETE signal can also tri-state the pulse driver in the SOURCELINE logic 810 and disable the input buffers 985/986 on the flip-flops 981/982 in the lead/lag detector 880. This prevents any crowbar current flow in these blocks. [0071] Fig. 10 is a plot 1000 showing operation of the read path architecture 800 with self-controlled read operation, according to one embodiment of the disclosure. It is pointed out that those elements of Fig. 10 having the same reference numbers (or names) as the elements of any other figure can operate or function in any manner similar to that described, but are not limited to such.
[0072] The first read in plot 1001 from 2ns to 10ns is a baseline read without the embodiment of Fig. 8, and the second read in plot 1001 from 10ns to 18ns uses a self- controlled read of Fig. 8 to save read power. The READ COMPLETE signal is implemented as a logical Exclusive-OR (XOR) function of DATAOUT and DATAOUTB. The READ COMPLETE signal shown in plot 1002 tri-states the SOURCELINE LOGIC drivers 911-913 and the LEAD/LAG input buffers 985/986, and it electrically disconnects the SOURCELINE from the BITLINE by disabling the RDEN signal as shown in plot 1003.
[0073] This saves power. For example, it stops any crowbar current in the SOURCE
LINE LOGIC drivers 911-913 and in the LEAD/LAG input buffers 985/986; the BITLINE is not discharged fully to Vss so the subsequent pre-charge uses less power; and the RDEN multiplexer (or pass-gate) prevents current from flowing across the memory element when the SOURCELINE and BITLINE are at different potentials. In one embodiment, architecture 800 combines (in any combination) all the embodiments discussed.
[0074] Fig. 11 is a smart device or a computer system or an SoC (system-on-chip) with any of the read and write design architectures described with reference to Figs. 3-10, according to one embodiment of the disclosure. It is pointed out that those elements of Fig. 11 having the same reference numbers (or names) as the elements of any other figure can operate or function in any manner similar to that described, but are not limited to such.
[0075] Fig. 11 illustrates a block diagram of an embodiment of a mobile device in which flat surface interface connectors could be used. In one embodiment, computing device 1600 represents a mobile computing device, such as a computing tablet, a mobile phone or smart- phone, a wireless-enabled e-reader, or other wireless mobile device. It will be understood that certain components are shown generally, and not all components of such a device are shown in computing device 1600.
[0076] In one embodiment, computing device 1600 includes a first processor 1610 with any of the read and write design architectures described with reference to embodiments of Figs. 3-10, according to the embodiments discussed. Other blocks of the computing device 1600 may also include any of the read and write design architectures described with reference to embodiments of Figs. 3-10. The various embodiments of the present disclosure may also comprise a network interface within 1670 such as a wireless interface so that a system embodiment may be incorporated into a wireless device, for example, cell phone or personal digital assistant.
[0077] In one embodiment, processor 1610 (and processor 1690) can include one or more physical devices, such as microprocessors, application processors, microcontrollers,
programmable logic devices, or other processing means. The processing operations performed by processor 1610 include the execution of an operating platform or operating system on which applications and/or device functions are executed. The processing operations include operations related to I O (input/output) with a human user or with other devices, operations related to power management, and/or operations related to connecting the computing device 1600 to another device. The processing operations may also include operations related to audio I/O and/or display I/O.
[0078] In one embodiment, computing device 1600 includes audio subsystem 1620, which represents hardware (e.g., audio hardware and audio circuits) and software (e.g., drivers, codecs) components associated with providing audio functions to the computing device. Audio functions can include speaker and/or headphone output, as well as microphone input. Devices for such functions can be integrated into computing device 1600, or connected to the computing device 1600. In one embodiment, a user interacts with the computing device 1600 by providing audio commands that are received and processed by processor 1610.
[0079] Display subsystem 1630 represents hardware (e.g., display devices) and software
(e.g., drivers) components that provide a visual and/or tactile display for a user to interact with the computing device 1600. Display subsystem 1630 includes display interface 1632, which includes the particular screen or hardware device used to provide a display to a user. In one embodiment, display interface 1632 includes logic separate from processor 1610 to perform at least some processing related to the display. In one embodiment, display subsystem 1630 includes a touch screen (or touch pad) device that provides both output and input to a user.
[0080] I/O controller 1640 represents hardware devices and software components related to interaction with a user. I/O controller 1640 is operable to manage hardware that is part of audio subsystem 1620 and/or display subsystem 1630. Additionally, I/O controller 1640 illustrates a connection point for additional devices that connect to computing device 1600 through which a user might interact with the system. For example, devices that can be attached to the computing device 1600 might include microphone devices, speaker or stereo systems, video systems or other display devices, keyboard or keypad devices, or other I/O devices for use with specific applications such as card readers or other devices. [0081] As mentioned above, I/O controller 1640 can interact with audio subsystem 1620 and/or display subsystem 1630. For example, input through a microphone or other audio device can provide input or commands for one or more applications or functions of the computing device 1600. Additionally, audio output can be provided instead of, or in addition to display output. In another example, if display subsystem 1630 includes a touch screen, the display device also acts as an input device, which can be at least partially managed by I/O controller 1640. There can also be additional buttons or switches on the computing device 1600 to provide I/O functions managed by I/O controller 1640.
[0082] In one embodiment, I/O controller 1640 manages devices such as accelerometers, cameras, light sensors or other environmental sensors, or other hardware that can be included in the computing device 1600. The input can be part of direct user interaction, as well as providing environmental input to the system to influence its operations (such as filtering for noise, adjusting displays for brightness detection, applying a flash for a camera, or other features).
[0083] In one embodiment, computing device 1600 includes power management 1650 that manages battery power usage, charging of the battery, and features related to power saving operation. Memory subsystem 1660 includes memory devices for storing information in computing device 1600. Memory can include nonvolatile (state does not change if power to the memory device is interrupted) and/or volatile (state is indeterminate if power to the memory device is interrupted) memory devices. Memory subsystem 1660 can store application data, user data, music, photos, documents, or other data, as well as system data (whether long-term or temporary) related to the execution of the applications and functions of the computing device 1600.
[0084] Elements of embodiments are also provided as a machine -readable medium (e.g., memory 1660) for storing the computer-executable instructions (e.g., instructions to implement any other processes discussed herein). The machine-readable medium (e.g., memory 1660) may include, but is not limited to, flash memory, optical disks, CD-ROMs, DVD ROMs, RAMs, EPROMs, EEPROMs, magnetic or optical cards, phase change memory (PCM), or other types of machine-readable media suitable for storing electronic or computer-executable instructions. For example, embodiments of the disclosure may be downloaded as a computer program (e.g., BIOS) which may be transferred from a remote computer (e.g., a server) to a requesting computer (e.g., a client) by way of data signals via a communication link (e.g., a modem or network connection).
[0085] Connectivity 1670 includes hardware devices (e.g., wireless and/or wired connectors and communication hardware) and software components (e.g., drivers, protocol stacks) to enable the computing device 1600 to communicate with external devices. The computing device 1600 could be separate devices, such as other computing devices, wireless access points or base stations, as well as peripherals such as headsets, printers, or other devices.
[0086] Connectivity 1670 can include multiple different types of connectivity. To generalize, the computing device 1600 is illustrated with cellular connectivity 1672 and wireless connectivity 1674. Cellular connectivity 1672 refers generally to cellular network connectivity provided by wireless carriers, such as provided via GSM (global system for mobile
communications) or variations or derivatives, CDMA (code division multiple access) or variations or derivatives, TDM (time division multiplexing) or variations or derivatives, or other cellular service standards. Wireless connectivity (or wireless interface) 1674 refers to wireless connectivity that is not cellular, and can include personal area networks (such as Bluetooth, Near Field, etc.), local area networks (such as Wi-Fi), and/or wide area networks (such as WiMax), or other wireless communication.
[0087] Peripheral connections 1680 include hardware interfaces and connectors, as well as software components (e.g., drivers, protocol stacks) to make peripheral connections. It will be understood that the computing device 1600 could both be a peripheral device ("to" 1682) to other computing devices, as well as have peripheral devices ("from" 1684) connected to it. The computing device 1600 commonly has a "docking" connector to connect to other computing devices for purposes such as managing (e.g., downloading and/or uploading, changing, synchronizing) content on computing device 1600. Additionally, a docking connector can allow computing device 1600 to connect to certain peripherals that allow the computing device 1600 to control content output, for example, to audiovisual or other systems.
[0088] In addition to a proprietary docking connector or other proprietary connection hardware, the computing device 1600 can make peripheral connections 1680 via common or standards-based connectors. Common types can include a Universal Serial Bus (USB) connector (which can include any of a number of different hardware interfaces), DisplayPort including MiniDisplayPort (MDP), High Definition Multimedia Interface (HDMI), Firewire, or other types.
[0089] Reference in the specification to "an embodiment," "one embodiment," "some embodiments," or "other embodiments" means that a particular feature, structure, or
characteristic described in connection with the embodiments is included in at least some embodiments, but not necessarily all embodiments. The various appearances of "an
embodiment," "one embodiment," or "some embodiments" are not necessarily all referring to the same embodiments. If the specification states a component, feature, structure, or characteristic "may," "might," or "could" be included, that particular component, feature, structure, or characteristic is not required to be included. If the specification or claim refers to "a" or "an" element, that does not mean there is only one of the elements. If the specification or claims refer to "an additional" element, that does not preclude there being more than one of the additional element.
[0090] Furthermore, the particular features, structures, functions, or characteristics may be combined in any suitable manner in one or more embodiments. For example, a first embodiment may be combined with a second embodiment anywhere the particular features, structures, functions, or characteristics associated with the two embodiments are not mutually exclusive.
[0091] While the disclosure has been described in conjunction with specific
embodiments thereof, many alternatives, modifications and variations of such embodiments will be apparent to those of ordinary skill in the art in light of the foregoing description. For example, other memory architectures e.g., Dynamic RAM (DRAM) may use the embodiments discussed. The embodiments of the disclosure are intended to embrace all such alternatives, modifications, and variations as to fall within the broad scope of the appended claims.
[0092] In addition, well known power/ground connections to integrated circuit (IC) chips and other components may or may not be shown within the presented figures, for simplicity of illustration and discussion, and so as not to obscure the disclosure. Further, arrangements may be shown in block diagram form in order to avoid obscuring the disclosure, and also in view of the fact that specifics with respect to implementation of such block diagram arrangements are highly dependent upon the platform within which the present disclosure is to be implemented (i.e., such specifics should be well within purview of one skilled in the art). Where specific details (e.g., circuits) are set forth in order to describe example embodiments of the disclosure, it should be apparent to one skilled in the art that the disclosure can be practiced without, or with variation of, these specific details. The description is thus to be regarded as illustrative instead of limiting.
[0093] The following examples pertain to further embodiments. Specifics in the examples may be used anywhere in one or more embodiments. All optional features of the apparatus described herein may also be implemented with respect to a method or process.
[0094] For example, in one embodiment, an apparatus comprises: a resistive memory cell coupled to a bit line and a select line; a first pass-gate coupled to the bit line; a second pass-gate coupled to the select line; and a multiplexer operable by input data, the multiplexer to provide a control signal to the first and second pass-gates according to logic level of the input data. In one embodiment, the multiplexer to receive at least two inputs of different pulse widths. In one embodiment, apparatus further comprises logic to adjust pulse widths of the at least two inputs. In one embodiment, the at least two inputs are first and second write enable pulses, the first write enable pulse for controlling duration of writing a logical high to the resistive memory, and the second write enable pulse for controlling duration of writing a logical low to the resistive memory.
[0095] In one embodiment, the resistive memory is at least one of: STT-MRAM;
ReRAM; or CBRAM. In one embodiment, the apparatus further comprises: a first write driver to drive input data to the first pass-gate; and a second write driver to drive an inverse of the input data to the second pass-gate. In one embodiment, the resistive memory is an STT-MRAM bit- cell which comprises: a select transistor controllable by a word line; and a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
[0096] In another example, an apparatus comprises: a resistive memory cell coupled to a bit line and a select line; a first pass-gate coupled to the bit line; a second pass-gate coupled to the select line; a first write driver to drive an input data to the first pass-gate, the first write driver having a first drive skew; and a second write driver to drive an inverse of the input data to the second pass-gate, the second write driver having a second drive skew, wherein the first drive skew is different than the second drive skew.
[0097] In one embodiment, the apparatus further comprises logic to adjust first and second drive skews of the first and second write drivers. In one embodiment, the logic to dynamically adjust first and second drive skews of the first and second write drivers according to the input data. In one embodiment, the apparatus further comprises: a multiplexer operable by the input data, the multiplexer to provide a control signal to the first and second pass-gates according to logic level of the input data. In one embodiment, the multiplexer receives at least two inputs of different pulse widths. In one embodiment, the apparatus further comprises logic to adjust pulse widths of the at least two inputs.
[0098] In one embodiment, the at least two inputs are first and second write enable pulses, the first write enable pulse for controlling duration of writing a logical high to the resistive memory, the second write enable pulse for controlling duration of writing a logical low to the resistive memory. In one embodiment, the resistive memory is at least one of: STT- MRAM; ReRAM; PCM; or CBRAM. In one embodiment, the resistive memory is an STT- MRAM bit-cell which comprises: a select transistor controllable by a word line; and a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
[0099] In another example, in one embodiment, an apparatus comprises: a resistive memory cell coupled to a bit line and a select line; a first pass-gate coupled to the bit line; a second pass-gate coupled to the select line; and a differential write driver to receive a differential input and to drive a differential output to the first and second pass-gates, wherein the differential write driver to cause a first output of the differential output to have a different drive strength than a second output of the differential output. In one embodiment, the differential write driver comprises an adjustable p-type current source.
[00100] In one embodiment, the apparatus further comprises a variable voltage generator to provide a bias for the adjustable p-type current source according to the first or second outputs or both. In one embodiment, the differential write driver comprises an adjustable n-type current source. In one embodiment, the apparatus further comprises a variable voltage generator to provide a bias for the adjustable n-type current source according to the first or second outputs or both. In one embodiment, the variable voltage generator comprises: a multiplexer controllable by the first or second outputs or both; and a voltage divider to provide a plurality of voltages of different levels to the multiplexer.
[00101] In one embodiment, the apparatus further comprises a multiplexer operable by the input data, the multiplexer to provide a control signal to the first and second pass-gates according to logic level of the input data. In one embodiment, the multiplexer to receive at least two inputs of different pulse widths. In one embodiment, the apparatus further comprises logic to adjust pulse widths of the at least two inputs. In one embodiment, the at least two inputs are first and second write enable pulses, the first write enable pulse for controlling duration of writing a logical high to the resistive memory, and the second write enable pulse for controlling duration of writing a logical low to the resistive memory. In one embodiment, the resistive memory is at least one of: STT-MRAM; ReRAM; PCM; or CBRAM. In one embodiment, the resistive memory is an STT-MRAM bit-cell which comprises: a select transistor controllable by a word line; and a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
[00102] In another example, in one embodiment, a resistive memory cell; a comparator to compare read data and write data, and to generate an output indicating whether read data is same as write data; and logic to receive output from the comparator, the logic to generate a write enable for controlling a pass-gate coupled directly or indirectly to the resistive memory cell. In one embodiment, the logic to enable write operation if the output of the comparator indicates that the read data is different from the write data. In one embodiment, the logic to disable write operation if the output of the comparator indicates that the read data is same as the write data.
[00103] In one embodiment, the apparatus further comprises logic to cause read operation before write operation. In one embodiment, the pass-gate is coupled to a bit line which is coupled to the resistive memory, wherein the pass-gate is a first pass gate, and wherein the apparatus further comprises: a second pass-gate coupled to a select line which is coupled to the resistive memory; and a differential write driver to receive a differential input and to drive a differential output to the first and second pass-gates, wherein the differential write driver to cause a first output of the differential output to have a different drive strength than a second output of the differential output.
[00104] In one embodiment, the apparatus further comprises: a multiplexer operable by the input data, the multiplexer to provide a control signal to the logic unit according to logic level of the write data. In one embodiment, the multiplexer to receive at least two inputs of different pulse widths. In one embodiment, the apparatus further comprises logic to adjust pulse widths of the at least two inputs. In one embodiment, the at least two inputs are first and second write enable pulses, the first write enable pulse for controlling duration of writing a logical high to the resistive memory, and the second write enable pulse for controlling duration of writing a logical low to the resistive memory.
[00105] In one embodiment, the pass-gate is coupled to a bit line which is coupled to the resistive memory, wherein the pass-gate is a first pass gate, and wherein the apparatus further comprises: a second pass-gate coupled to a select line which is coupled to the resistive memory; a first write driver to drive an input data to the first pass-gate, the first write driver having a first drive skew; and a second write driver to drive an inverse of the input data to the second pass- gate, the second write driver having a second drive skew, wherein the first drive skew is different than the second drive skew.
[00106] In one embodiment, the apparatus further comprises logic to adjust first and second drive skews of the first and second write drivers. In one embodiment, the logic to dynamically adjust first and second drive skews of the first and second write drivers according to the input data. In one embodiment, the pass-gate is coupled to a bit line which is coupled to the resistive memory, wherein the pass-gate is a first pass gate, and wherein the apparatus further comprises: a second pass-gate coupled to a select line which is coupled to the resistive memory; and a differential write driver to receive a differential input and to drive a differential output to the first and second pass-gates, wherein the differential write driver to cause a first output of the differential output to have a different drive strength than a second output of the differential output.
[00107] In one embodiment, the differential write driver comprises an adjustable p-type current source. In one embodiment, the apparatus further comprises a variable voltage generator to provide a bias for the adjustable p-type current source according to the first or second outputs or both. In one embodiment, the differential write driver comprises an adjustable n-type current source. In one embodiment, the apparatus further comprises a variable voltage generator to provide a bias for the adjustable n-type current source according to the first or second outputs or both. [00108] In one embodiment, the variable voltage generator comprises: a multiplexer controllable by the first or second outputs or both; and a voltage divider to provide a plurality of voltages of different levels to the multiplexer. In one embodiment, the resistive memory is at least one of: STT-MRAM; ReRAM; PCM; or CBRAM. In one embodiment, the resistive memory is an STT-MRAM bit-cell which comprises: a select transistor controllable by a word line; and a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
[00109] In another example, an apparatus comprises: a resistive memory cell; a write driver to receive input data for writing to the resistive memory cell; a current sensor to sense current in the write driver; and logic to receive output from the current sensor, the logic to generate a write enable for controlling a pass-gate coupled directly or indirectly to the resistive memory cell. In one embodiment, the logic to enable write operation if the output of the current sensor indicates that a write current change is within a threshold.
[00110] In one embodiment, the logic to disable write operation if the output of the current sensor indicates that a write current change is above a threshold. In one embodiment, the apparatus further comprises: a comparator to compare read data and write data, and to generate an output indicating whether read data is same as write data, wherein the input data is the same as write data; and logic to receive output from the comparator, the logic to generate a write enable for controlling a pass-gate coupled directly or indirectly to the resistive memory cell.
[00111] In one embodiment, the logic to enable write operation if the output of the comparator indicates that the read data is different from the write data. In one embodiment, the logic to disable write operation if the output of the comparator indicates that the read data is same as the write data. In one embodiment, the apparatus further comprises logic to cause read operation before write operation.
[00112] In one embodiment, the apparatus further comprises a pass-gate coupled to a bit line which is coupled to the resistive memory, wherein the pass-gate is a first pass gate, and wherein the apparatus further comprises: a second pass-gate coupled to a select line which is coupled to the resistive memory; and a differential write driver to receive a differential input and to drive a differential output to the first and second pass-gates, wherein the differential write driver to cause a first output of the differential output to have a different drive strength than a second output of the differential output.
[00113] In one embodiment, the apparatus further comprises: a multiplexer operable by the input data, the multiplexer to provide a control signal to the logic unit according to logic level of the write data. In one embodiment, the multiplexer to receive at least two inputs of different pulse widths. In one embodiment, the apparatus further comprises logic to adjust pulse widths of the at least two inputs. In one embodiment, the at least two inputs are first and second write enable pulses, the first write enable pulse for controlling duration of writing a logical high to the resistive memory, and the second write enable pulse for controlling duration of writing a logical low to the resistive memory.
[00114] In one embodiment, the apparatus further comprises a pass-gate coupled to a bit line which is coupled to the resistive memory, wherein the pass-gate is a first pass gate, and wherein the apparatus further comprises: a second pass-gate coupled to a select line which is coupled to the resistive memory; a first write driver to drive an input data to the first pass-gate, the first write driver having a first drive skew; and a second write driver to drive an inverse of the input data to the second pass-gate, the second write driver having a second drive skew, wherein the first drive skew is different than the second drive skew.
[00115] In one embodiment, the apparatus further comprises logic to adjust first and second drive skews of the first and second write drivers. In one embodiment, the logic to dynamically adjust first and second drive skews of the first and second write drivers according to the input data. In one embodiment, the apparatus further comprises a pass-gate coupled to a bit line which is coupled to the resistive memory, wherein the pass-gate is a first pass gate, and wherein the apparatus further comprises: a second pass-gate coupled to a select line which is coupled to the resistive memory; and a differential write driver to receive a differential input and to drive a differential output to the first and second pass-gates, wherein the differential write driver to cause a first output of the differential output to have a different drive strength than a second output of the differential output.
[00116] In one embodiment, the differential write driver comprises an adjustable p-type current source. In one embodiment, the apparatus further comprises a variable voltage generator to provide a bias for the adjustable p-type current source according to the first or second outputs or both. In one embodiment, wherein the differential write driver comprises an adjustable n- type current source. In one embodiment, the apparatus further comprises a variable voltage generator to provide a bias for the adjustable n-type current source according to the first or second outputs or both.
[00117] In one embodiment, the variable voltage generator comprises: a multiplexer controllable by the first or second outputs or both; and a voltage divider to provide a plurality of voltages of different levels to the multiplexer. In one embodiment, the resistive memory is at least one of: STT-MRAM; ReRAM; PCM; or CBRAM. In one embodiment, the resistive memory is an STT-MRAM bit-cell which comprises: a select transistor controllable by a word line; and a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
[00118] In another example, in one embodiment, an apparatus comprises: an array of resistive memory cells for containing data; reference resistive memory bit-cells; a detector for comparing data read from a reference bit-cell, from among the reference resistive memory bit- cells, and data read a resistive memory cell from the array of resistive memory cells; and logic to disable read operation when output of detector indicates that data has been read from the resistive memory cell from the array of resistive memory cells.
[00119] In one embodiment, the logic to further disable the detector when output of detector indicates that data has been read from the resistive memory cell from the array of resistive memory cells. In one embodiment, the logic is operable to tri-state source line which is coupled to the resistive memory cell from the array of resistive memory cells. In one embodiment, the resistive memory is at least one of: STT-MRAM; ReRAM; PCM; or CBRAM.
[00120] In one embodiment, the resistive memory is an STT-MRAM bit-cell which comprises: a select transistor controllable by a word line; and a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
[00121] In another example, in one embodiment, a system comprises, a processor; a wireless interface for allowing the processor to communicate with another device; a memory coupled to the processor, the memory according to any of the apparatus discussed above; and a display unit for displaying content processed by the processor. In one embodiment, the display unit is a touch screen.
[00122] An abstract is provided that will allow the reader to ascertain the nature and gist of the technical disclosure. The abstract is submitted with the understanding that it will not be used to limit the scope or meaning of the claims. The following claims are hereby incorporated into the detailed description, with each claim standing on its own as a separate embodiment.

Claims

An apparatus comprising:
a resistive memory cell coupled to a bit line and a select line;
a first pass-gate coupled to the bit line;
a second pass-gate coupled to the select line; and
a multiplexer operable by input data, the multiplexer to provide a control signal to the first and second pass-gates according to logic level of the input data.
The apparatus of claim 1 , wherein the multiplexer to receive at least two inputs of different pulse widths.
The apparatus of claim 2 further comprises logic to adjust pulse widths of the at least two inputs.
The apparatus of claim 2, wherein the at least two inputs are first and second write enable pulses, the first write enable pulse for controlling duration of writing a logical high to the resistive memory, and the second write enable pulse for controlling duration of writing a logical low to the resistive memory.
The apparatus of claim 1, wherein the resistive memory is at least one of:
STT-MRAM;
ReRAM; or
CBRAM.
The apparatus of claim 1 further comprises:
a first write driver to drive input data to the first pass-gate; and
a second write driver to drive an inverse of the input data to the second pass-gate.
The apparatus of claim 1 , wherein the resistive memory is an STT-MRAM bit-cell which comprises:
a select transistor controllable by a word line; and
a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
8. A system comprising:
a processor;
a wireless interface for allowing the processor to communicate with another device;
a memory coupled to the processor, the memory according to any one of apparatus claims 1 to 7; and
a display unit for displaying content processed by the processor.
9. The system of claim 8, wherein the display unit is a touch screen.
10. An apparatus comprising:
a resistive memory cell coupled to a bit line and a select line;
a first pass-gate coupled to the bit line;
a second pass-gate coupled to the select line;
a first write driver to drive an input data to the first pass-gate, the first write driver having a first drive skew; and
a second write driver to drive an inverse of the input data to the second pass-gate, the second write driver having a second drive skew, wherein the first drive skew is different than the second drive skew.
11. The apparatus of claim 10 further comprises logic to adjust first and second drive skews of the first and second write drivers.
12. The apparatus of claim 11, wherein the logic to dynamically adjust first and second drive skews of the first and second write drivers according to the input data.
13. The apparatus of claim 10 further comprises:
a multiplexer operable by the input data, the multiplexer to provide a control signal to the first and second pass-gates according to logic level of the input data.
14. The apparatus of claim 13, wherein the multiplexer to receive at least two inputs of
different pulse widths.
15. The apparatus of claim 14 further comprises logic to adjust pulse widths of the at least two inputs.
16. The apparatus of claim 14, wherein the at least two inputs are first and second write enable pulses, the first write enable pulse for controlling duration of writing a logical high to the resistive memory, the second write enable pulse for controlling duration of writing a logical low to the resistive memory.
17. The apparatus of claim 10, wherein the resistive memory is at least
STT-MRAM;
ReRAM;
PCM; or
CBRAM.
18. The apparatus of claim 10, wherein the resistive memory is an STT-MRAM bit-cell which comprises:
a select transistor controllable by a word line; and
a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
19. A system comprising:
a processor;
a wireless interface for allowing the processor to communicate with another device;
a memory coupled to the processor, the memory according to any one of apparatus claims 10 to 18; and
a display unit for displaying content processed by the processor.
20. The system of claim 19, wherein the display unit is a touch screen.
21. An apparatus comprising:
a resistive memory cell coupled to a bit line and a select line;
a first pass-gate coupled to the bit line;
a second pass-gate coupled to the select line; and a differential write driver to receive a differential input and to drive a differential output to the first and second pass-gates, wherein the differential write driver to cause a first output of the differential output to have a different drive strength than a second output of the differential output.
22. The apparatus of claim 21, wherein the differential write driver comprises an adjustable p-type current source.
23. The apparatus of claim 22 further comprises a variable voltage generator to provide a bias for the adjustable p-type current source according to the first or second outputs or both.
24. The apparatus of claim 21, wherein the differential write driver comprises an adjustable n-type current source.
25. The apparatus of claim 24 further comprises a variable voltage generator to provide a bias for the adjustable n-type current source according to the first or second outputs or both.
26. The apparatus of claim 25, wherein the variable voltage generator comprises:
a multiplexer controllable by the first or second outputs or both; and
a voltage divider to provide a plurality of voltages of different levels to the multiplexer.
27. The apparatus of claim 21 further comprises a multiplexer operable by the input data, the multiplexer to provide a control signal to the first and second pass-gates according to logic level of the input data.
28. The apparatus of claim 27, wherein the multiplexer to receive at least two inputs of
different pulse widths.
29. The apparatus of claim 28 further comprises logic to adjust pulse widths of the at least two inputs.
30. The apparatus of claim 28, wherein the at least two inputs are first and second write
enable pulses, the first write enable pulse for controlling duration of writing a logical high to the resistive memory, and the second write enable pulse for controlling duration of writing a logical low to the resistive memory.
31. The apparatus of claim 21, wherein the resistive memory is at least one of:
STT-MRAM;
ReRAM;
PCM; or
CBRAM.
32. The apparatus of claim 21, wherein the resistive memory is an STT-MRAM bit-cell which comprises:
a select transistor controllable by a word line; and
a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
33. A system comprising:
a processor;
a wireless interface for allowing the processor to communicate with another device;
a memory coupled to the processor, the memory according to any one of apparatus claims 21 to 32; and
a display unit for displaying content processed by the processor.
34. The system of claim 33, wherein the display unit is a touch screen.
35. An apparatus comprising:
a resistive memory cell;
a comparator to compare read data and write data, and to generate an output indicating whether read data is same as write data; and
logic to receive output from the comparator, the logic to generate a write enable for controlling a pass-gate coupled directly or indirectly to the resistive memory cell.
36. The apparatus of claim 35, wherein the logic to enable write operation if the output of the comparator indicates that the read data is different from the write data.
37. The apparatus of claim 35, wherein the logic to disable write operation if the output of the comparator indicates that the read data is same as the write data.
38. The apparatus of claim 35 further comprises logic to cause read operation before write operation.
39. The apparatus of claim 35, wherein the pass-gate is coupled to a bit line which is coupled to the resistive memory, wherein the pass-gate is a first pass gate, and wherein the apparatus further comprises:
a second pass-gate coupled to a select line which is coupled to the resistive memory; and
a differential write driver to receive a differential input and to drive a differential output to the first and second pass-gates, wherein the differential write driver to cause a first output of the differential output to have a different drive strength than a second output of the differential output.
40. The apparatus of claim 35 further comprises:
a multiplexer operable by the input data, the multiplexer to provide a control signal to the logic unit according to logic level of the write data.
41. The apparatus of claim 40, wherein the multiplexer to receive at least two inputs of different pulse widths.
42. The apparatus of claim 41 further comprises logic to adjust pulse widths of the at least two inputs.
43. The apparatus of claim 41, wherein the at least two inputs are first and second write enable pulses, the first write enable pulse for controlling duration of writing a logical high to the resistive memory, and the second write enable pulse for controlling duration of writing a logical low to the resistive memory.
44. The apparatus of claim 35, wherein the pass-gate is coupled to a bit line which is coupled to the resistive memory, wherein the pass-gate is a first pass gate, and wherein the apparatus further comprises: a second pass-gate coupled to a select line which is coupled to the resistive memory;
a first write driver to drive an input data to the first pass-gate, the first write driver having a first drive skew; and
a second write driver to drive an inverse of the input data to the second pass-gate, the second write driver having a second drive skew, wherein the first drive skew is different than the second drive skew.
45. The apparatus of claim 44 further comprises logic to adjust first and second drive skews of the first and second write drivers.
46. The apparatus of claim 45, wherein the logic to dynamically adjust first and second drive skews of the first and second write drivers according to the input data.
47. The apparatus of claim 35, wherein the pass-gate is coupled to a bit line which is coupled to the resistive memory, wherein the pass-gate is a first pass gate, and wherein the apparatus further comprises:
a second pass-gate coupled to a select line which is coupled to the resistive memory; and
a differential write driver to receive a differential input and to drive a differential output to the first and second pass-gates, wherein the differential write driver to cause a first output of the differential output to have a different drive strength than a second output of the differential output.
48. The apparatus of claim 47, wherein the differential write driver comprises an adjustable p-type current source.
49. The apparatus of claim 48 further comprises a variable voltage generator to provide a bias for the adjustable p-type current source according to the first or second outputs or both.
50. The apparatus of claim 47, wherein the differential write driver comprises an adjustable n-type current source.
51. The apparatus of claim 50 further comprises a variable voltage generator to provide a bias for the adjustable n-type current source according to the first or second outputs or both.
52. The apparatus of claim 51, wherein the variable voltage generator comprises:
a multiplexer controllable by the first or second outputs or both; and a voltage divider to provide a plurality of voltages of different levels to the multiplexer.
53. The apparatus of claim 35, wherein the resistive memory is at least one of:
STT-MRAM;
ReRAM;
PCM; or
CBRAM.
54. The apparatus of claim 35, wherein the resistive memory is an STT-MRAM bit-cell which comprises:
a select transistor controllable by a word line; and
a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
55. A system comprising:
a processor;
a wireless interface for allowing the processor to communicate with another device;
a memory coupled to the processor, the memory according to any one of apparatus claims 35 to 54; and
a display unit for displaying content processed by the processor.
56. The system of claim 55, wherein the display unit is a touch screen.
57. An apparatus comprising:
a resistive memory cell;
a write driver to receive input data for writing to the resistive memory cell; a current sensor to sense current in the write driver; and
logic to receive output from the current sensor, the logic to generate a write enable for controlling a pass-gate coupled directly or indirectly to the resistive memory cell.
58. The apparatus of claim 57, wherein the logic to enable write operation if the output of the current sensor indicates that a write current change is within a threshold.
59. The apparatus of claim 57, wherein the logic to disable write operation if the output of the current sensor indicates that a write current change is above a threshold.
60. The apparatus of claim 57 further comprises:
a comparator to compare read data and write data, and to generate an output indicating whether read data is same as write data, wherein the input data is the same as write data; and
logic to receive output from the comparator, the logic to generate a write enable for controlling a pass-gate coupled directly or indirectly to the resistive memory cell.
61. The apparatus of claim 60, wherein the logic to enable write operation if the output of the comparator indicates that the read data is different from the write data.
62. The apparatus of claim 60, wherein the logic to disable write operation if the output of the comparator indicates that the read data is same as the write data.
63. The apparatus of claim 60 further comprises logic to cause read operation before write operation.
64. The apparatus of claim 57 further comprises a pass-gate coupled to a bit line which is coupled to the resistive memory, wherein the pass-gate is a first pass gate, and wherein the apparatus further comprises:
a second pass-gate coupled to a select line which is coupled to the resistive memory; and
a differential write driver to receive a differential input and to drive a differential output to the first and second pass-gates, wherein the differential write driver to cause a first output of the differential output to have a different drive strength than a second output of the differential output.
65. The apparatus of claim 64 further comprises: a multiplexer operable by the input data, the multiplexer to provide a control signal to the logic unit according to logic level of the write data.
66. The apparatus of claim 65, wherein the multiplexer to receive at least two inputs of
different pulse widths.
67. The apparatus of claim 65 further comprises logic to adjust pulse widths of the at least two inputs.
68. The apparatus of claim 65, wherein the at least two inputs are first and second write enable pulses, the first write enable pulse for controlling duration of writing a logical high to the resistive memory, and the second write enable pulse for controlling duration of writing a logical low to the resistive memory.
69. The apparatus of claim 57, further comprises a pass-gate coupled to a bit line which is coupled to the resistive memory, wherein the pass-gate is a first pass gate, and wherein the apparatus further comprises:
a second pass-gate coupled to a select line which is coupled to the resistive memory;
a first write driver to drive an input data to the first pass-gate, the first write driver having a first drive skew; and
a second write driver to drive an inverse of the input data to the second pass-gate, the second write driver having a second drive skew, wherein the first drive skew is different than the second drive skew.
70. The apparatus of claim 69 further comprises logic to adjust first and second drive skews of the first and second write drivers.
71. The apparatus of claim 70, wherein the logic to dynamically adjust first and second drive skews of the first and second write drivers according to the input data.
72. The apparatus of claim 57 further comprises a pass-gate coupled to a bit line which is coupled to the resistive memory, wherein the pass-gate is a first pass gate, and wherein the apparatus further comprises: a second pass-gate coupled to a select line which is coupled to the resistive memory; and
a differential write driver to receive a differential input and to drive a differential output to the first and second pass-gates, wherein the differential write driver to cause a first output of the differential output to have a different drive strength than a second output of the differential output.
73. The apparatus of claim 72, wherein the differential write driver comprises an adjustable p-type current source.
74. The apparatus of claim 73 further comprises a variable voltage generator to provide a bias for the adjustable p-type current source according to the first or second outputs or both.
75. The apparatus of claim 72, wherein the differential write driver comprises an adjustable n-type current source.
76. The apparatus of claim 75 further comprises a variable voltage generator to provide a bias for the adjustable n-type current source according to the first or second outputs or both.
77. The apparatus of claim 76, wherein the variable voltage generator comprises:
a multiplexer controllable by the first or second outputs or both; and
a voltage divider to provide a plurality of voltages of different levels to the multiplexer.
78. The apparatus of claim 57, wherein the resistive memory is at least one of:
STT-MRAM;
ReRAM;
PCM; or
CBRAM.
79. The apparatus of claim 57, wherein the resistive memory is an STT-MRAM bit-cell which comprises:
a select transistor controllable by a word line; and
a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
80. A system comprising:
a processor;
a wireless interface for allowing the processor to communicate with another device;
a memory coupled to the processor, the memory according to any one of apparatus claims 57 to 79; and
a display unit for displaying content processed by the processor.
81. The system of claim 80, wherein the display unit is a touch screen.
82. An apparatus comprising:
an array of resistive memory cells for containing data;
reference resistive memory bit-cells;
a detector for comparing data read from a reference bit-cell, from among the reference resistive memory bit-cells, and data read a resistive memory cell from the array of resistive memory cells; and
logic to disable read operation when output of detector indicates that data has been read from the resistive memory cell from the array of resistive memory cells.
83. The apparatus of claim 82, wherein the logic to further disable the detector when output of detector indicates that data has been read from the resistive memory cell from the array of resistive memory cells.
84. The apparatus of claim 82, wherein the logic is operable to tri-state source line which is coupled to the resistive memory cell from the array of resistive memory cells.
85. The apparatus of claim 82, wherein the resistive memory is at least one of:
STT-MRAM;
ReRAM;
PCM; or
CBRAM.
86. The apparatus of claim 82, wherein the resistive memory is an STT-MRAM bit-cell which comprises: a select transistor controllable by a word line; and
a magnetic tunnel junction (MTJ) device coupled in series with the select transistor.
87. A system comprising:
a processor;
a wireless interface for allowing the processor to communicate with another device;
a memory coupled to the processor, the memory according to any one of apparatus claims 82 to 86; and
a display unit for displaying content processed by the processor.
88. The system of claim 87, wherein the display unit is a touch screen.
PCT/US2013/048753 2013-06-28 2013-06-28 Apparatus for low power write and read operations for resistive memory WO2014209392A1 (en)

Priority Applications (7)

Application Number Priority Date Filing Date Title
US14/129,277 US10068628B2 (en) 2013-06-28 2013-06-28 Apparatus for low power write and read operations for resistive memory
CN201380076998.7A CN105531767B (en) 2013-06-28 2013-06-28 The device of the low-power write and read operation of resistance-type memory
PCT/US2013/048753 WO2014209392A1 (en) 2013-06-28 2013-06-28 Apparatus for low power write and read operations for resistive memory
KR1020157033491A KR101875577B1 (en) 2013-06-28 2013-06-28 Apparatus for low power write and read operations for resistive memory
DE112013007054.5T DE112013007054T5 (en) 2013-06-28 2013-06-28 Device for writing and reading with low power consumption for a resistive memory
US16/052,552 US10438640B2 (en) 2013-06-28 2018-08-01 Apparatus for low power write and read operations for resistive memory
US16/565,299 US11024356B2 (en) 2013-06-28 2019-09-09 Apparatus for low power write and read operations for resistive memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2013/048753 WO2014209392A1 (en) 2013-06-28 2013-06-28 Apparatus for low power write and read operations for resistive memory

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US14/129,277 A-371-Of-International US10068628B2 (en) 2013-06-28 2013-06-28 Apparatus for low power write and read operations for resistive memory
US16/052,552 Division US10438640B2 (en) 2013-06-28 2018-08-01 Apparatus for low power write and read operations for resistive memory

Publications (1)

Publication Number Publication Date
WO2014209392A1 true WO2014209392A1 (en) 2014-12-31

Family

ID=52142513

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2013/048753 WO2014209392A1 (en) 2013-06-28 2013-06-28 Apparatus for low power write and read operations for resistive memory

Country Status (5)

Country Link
US (3) US10068628B2 (en)
KR (1) KR101875577B1 (en)
CN (1) CN105531767B (en)
DE (1) DE112013007054T5 (en)
WO (1) WO2014209392A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9922691B2 (en) 2014-12-24 2018-03-20 Intel Corporation Resistive memory write circuitry with bit line drive strength based on storage cell line resistance
US9953986B2 (en) 2013-12-20 2018-04-24 Intel Corporation Method and apparatus for improving read margin for an SRAM bit-cell
WO2019125507A1 (en) * 2017-12-20 2019-06-27 University Of Rochester Energy efficient write scheme for non-volatile resistive crossbar arrays with selectors
RU2721983C2 (en) * 2014-11-12 2020-05-25 Ламберти Спа Method of increasing lubricating capacity of well fluids

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160109926A1 (en) * 2014-10-20 2016-04-21 Sandisk Technologies Inc. Modified write process based on a power characteristic for a data storage device
US10540098B2 (en) 2016-07-19 2020-01-21 Sap Se Workload-aware page management for in-memory databases in hybrid main memory systems
US10783146B2 (en) 2016-07-19 2020-09-22 Sap Se Join operations in hybrid main memory systems
US10474557B2 (en) 2016-07-19 2019-11-12 Sap Se Source code profiling for line-level latency and energy consumption estimation
US10698732B2 (en) 2016-07-19 2020-06-30 Sap Se Page ranking in operating system virtual pages in hybrid memory systems
US10452539B2 (en) * 2016-07-19 2019-10-22 Sap Se Simulator for enterprise-scale simulations on hybrid main memory systems
US11977484B2 (en) * 2016-07-19 2024-05-07 Sap Se Adapting in-memory database in hybrid memory systems and operating system interface
US10387127B2 (en) 2016-07-19 2019-08-20 Sap Se Detecting sequential access data and random access data for placement on hybrid main memory for in-memory databases
US10437798B2 (en) 2016-07-19 2019-10-08 Sap Se Full system simulator and memory-aware splay tree for in-memory databases in hybrid memory systems
KR102668728B1 (en) * 2016-08-10 2024-05-24 에스케이하이닉스 주식회사 Semiconductor Memory Apparatus
US10122392B2 (en) * 2016-08-18 2018-11-06 Advanced Micro Devices, Inc. Active equalizing negative resistance amplifier for bi-directional bandwidth extension
KR101976045B1 (en) * 2016-08-30 2019-05-09 에스케이하이닉스 주식회사 Magnetic resistance memory device in which state conversion of a data cell is detecable in a write operation and method of performing a read operation and the write operation in the same
US11010379B2 (en) 2017-08-15 2021-05-18 Sap Se Increasing performance of in-memory databases using re-ordered query execution plans
US10489245B2 (en) * 2017-10-24 2019-11-26 Spin Memory, Inc. Forcing stuck bits, waterfall bits, shunt bits and low TMR bits to short during testing and using on-the-fly bit failure detection and bit redundancy remapping techniques to correct them
US10481976B2 (en) * 2017-10-24 2019-11-19 Spin Memory, Inc. Forcing bits as bad to widen the window between the distributions of acceptable high and low resistive bits thereby lowering the margin and increasing the speed of the sense amplifiers
US10529439B2 (en) * 2017-10-24 2020-01-07 Spin Memory, Inc. On-the-fly bit failure detection and bit redundancy remapping techniques to correct for fixed bit defects
US10832765B2 (en) * 2018-06-29 2020-11-10 Taiwan Semiconductor Manufacturing Co., Ltd. Variation tolerant read assist circuit for SRAM
DE102018007143B4 (en) * 2018-09-10 2019-10-10 Inova Semiconductors Gmbh Efficient line driver device for data flow control
KR102663649B1 (en) * 2018-09-14 2024-05-08 삼성전자주식회사 Memory device configured to perform asymmetry write operation according to write direction
CN109684665B (en) * 2018-11-21 2024-02-02 浙江大学城市学院 FinFET-based ternary SRAM cell circuit and control method
US11081156B2 (en) * 2019-07-05 2021-08-03 Arm Limited Voltage regulation circuitry
CN110993001B (en) * 2019-11-06 2021-10-08 华中科技大学 Double-end self-checking writing circuit and data writing method of STT-MRAM
KR20220035703A (en) * 2020-09-14 2022-03-22 삼성전자주식회사 Resistive memory device for writing data and operating method thereof
KR20220065174A (en) 2020-11-13 2022-05-20 삼성전자주식회사 Resistive memory device
US12068015B2 (en) * 2021-11-15 2024-08-20 Samsung Electronics Co., Ltd. Memory device including merged write driver
EP4376008A1 (en) * 2022-11-22 2024-05-29 Imec VZW Distributed write driver for crossbar memory
CN115831190B (en) * 2023-02-16 2023-05-09 华中科技大学 Self-write-stop operation circuit and self-write-stop operation method of memristor

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110140069A1 (en) * 2009-12-16 2011-06-16 Yushi Inoue Nonvolatile semiconductor memory device and method for producing the same
US20130055088A1 (en) * 2011-08-29 2013-02-28 Ting-Yee Liao Display device providing feedback based on image classification
US8456940B2 (en) * 2007-12-27 2013-06-04 Hitachi, Ltd. Semiconductor device

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1324345A1 (en) * 2001-12-27 2003-07-02 STMicroelectronics S.r.l. Single supply voltage, nonvolatile memory device with cascoded column decoding
JP3795875B2 (en) * 2003-05-22 2006-07-12 東芝マイクロエレクトロニクス株式会社 Magnetic random access memory and data read method thereof
JP4192060B2 (en) * 2003-09-12 2008-12-03 シャープ株式会社 Nonvolatile semiconductor memory device
US7307268B2 (en) * 2005-01-19 2007-12-11 Sandisk Corporation Structure and method for biasing phase change memory array for reliable writing
CN100449513C (en) * 2005-12-23 2009-01-07 中兴通讯股份有限公司 Reading and writing method for CPU and its realizing circuit
JP2007305027A (en) * 2006-05-15 2007-11-22 Toshiba Corp General purpose register circuit
JP4935183B2 (en) 2006-05-18 2012-05-23 株式会社日立製作所 Semiconductor device
JP5072843B2 (en) 2006-07-21 2012-11-14 ルネサスエレクトロニクス株式会社 Semiconductor device
US7649764B2 (en) * 2007-01-04 2010-01-19 Freescale Semiconductor, Inc. Memory with shared write bit line(s)
JP5100292B2 (en) * 2007-10-05 2012-12-19 株式会社東芝 Resistance change memory device
US7656198B1 (en) * 2007-12-03 2010-02-02 Xilinx, Inc. Method and apparatus for providing a combination differential driver
US8045412B2 (en) * 2008-10-21 2011-10-25 Seagate Technology Llc Multi-stage parallel data transfer
US7835173B2 (en) * 2008-10-31 2010-11-16 Micron Technology, Inc. Resistive memory
US8120975B2 (en) * 2009-01-29 2012-02-21 Freescale Semiconductor, Inc. Memory having negative voltage write assist circuit and method therefor
JP5277312B2 (en) * 2009-06-03 2013-08-28 株式会社日立製作所 Semiconductor memory device
US8315081B2 (en) * 2010-03-22 2012-11-20 Qualcomm Incorporated Memory cell that includes multiple non-volatile memories
US8432727B2 (en) * 2010-04-29 2013-04-30 Qualcomm Incorporated Invalid write prevention for STT-MRAM array
US8488363B2 (en) * 2010-05-11 2013-07-16 Qualcomm Incorporated Write energy conservation in memory
KR20120010052A (en) 2010-07-23 2012-02-02 삼성전자주식회사 Resistance memory having equalizing function and three dimensional semiconsuctoe device having the same
US8456930B2 (en) * 2010-10-07 2013-06-04 Hynix Semiconductor Inc. Variable resistance memory device having equal resistances between signal paths regardless of location of memory cells within the memory array
US8432751B2 (en) * 2010-12-22 2013-04-30 Intel Corporation Memory cell using BTI effects in high-k metal gate MOS
KR102049281B1 (en) * 2012-10-23 2019-11-27 삼성전자주식회사 Memory system including nonvolatile memory and controller and programming method of programming data into nonvolatile memory
US8964490B2 (en) * 2013-02-07 2015-02-24 Apple Inc. Write driver circuit with low voltage bootstrapping for write assist
US9082496B2 (en) * 2013-02-07 2015-07-14 Taiwan Semiconductor Manufacturing Co., Ltd. Method and apparatus for adaptive timing write control in a memory
KR20140126139A (en) * 2013-04-22 2014-10-30 에스케이하이닉스 주식회사 Semiconductor device, and microprocessor, processor, system, data storage system and memory system including the semiconductor device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8456940B2 (en) * 2007-12-27 2013-06-04 Hitachi, Ltd. Semiconductor device
US20110140069A1 (en) * 2009-12-16 2011-06-16 Yushi Inoue Nonvolatile semiconductor memory device and method for producing the same
US20130055088A1 (en) * 2011-08-29 2013-02-28 Ting-Yee Liao Display device providing feedback based on image classification

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
HUTCHBY JIM ET AL., ASSESSMENT OF THE POTENTIAL & MATURITY OF SELECTED EMERGING RESEARCH MEMORY TECHNOLOGIES WORKSHOP & ERD/ERM WORKING GROUP MEETING, 6 April 2010 (2010-04-06), pages 14 *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9953986B2 (en) 2013-12-20 2018-04-24 Intel Corporation Method and apparatus for improving read margin for an SRAM bit-cell
RU2721983C2 (en) * 2014-11-12 2020-05-25 Ламберти Спа Method of increasing lubricating capacity of well fluids
US9922691B2 (en) 2014-12-24 2018-03-20 Intel Corporation Resistive memory write circuitry with bit line drive strength based on storage cell line resistance
WO2019125507A1 (en) * 2017-12-20 2019-06-27 University Of Rochester Energy efficient write scheme for non-volatile resistive crossbar arrays with selectors

Also Published As

Publication number Publication date
US10068628B2 (en) 2018-09-04
CN105531767B (en) 2018-01-26
US20160125927A1 (en) 2016-05-05
US10438640B2 (en) 2019-10-08
CN105531767A (en) 2016-04-27
US20200020378A1 (en) 2020-01-16
DE112013007054T5 (en) 2016-03-17
KR20160003763A (en) 2016-01-11
US20180342277A1 (en) 2018-11-29
KR101875577B1 (en) 2018-07-09
US11024356B2 (en) 2021-06-01

Similar Documents

Publication Publication Date Title
US11024356B2 (en) Apparatus for low power write and read operations for resistive memory
CN107533860B (en) Ferroelectric-based memory cell with non-volatile retention
US9865322B2 (en) Low resistance bitline and sourceline apparatus for improving read and write operations of a nonvolatile memory
US9437298B1 (en) Self-storing and self-restoring non-volatile static random access memory
US9627039B2 (en) Apparatus for reducing write minimum supply voltage for memory
US20170345496A1 (en) Asymmetrical write driver for resistive memory
TWI574262B (en) Apparatuses and methods for detecting write completion for resistive memory
US9711215B2 (en) Apparatus and method to optimize STT-MRAM size and write error rate
US9330747B2 (en) Non-volatile latch using spin-transfer torque memory device
US9922702B1 (en) Apparatus for improving read stability
US9336873B2 (en) Apparatus for time domain offset cancellation to improve sensing margin resistive memories

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 201380076998.7

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 14129277

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 13888473

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 20157033491

Country of ref document: KR

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 1120130070545

Country of ref document: DE

Ref document number: 112013007054

Country of ref document: DE

122 Ep: pct application non-entry in european phase

Ref document number: 13888473

Country of ref document: EP

Kind code of ref document: A1