[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

WO2009075074A1 - Information processing device and information processing method - Google Patents

Information processing device and information processing method Download PDF

Info

Publication number
WO2009075074A1
WO2009075074A1 PCT/JP2008/003552 JP2008003552W WO2009075074A1 WO 2009075074 A1 WO2009075074 A1 WO 2009075074A1 JP 2008003552 W JP2008003552 W JP 2008003552W WO 2009075074 A1 WO2009075074 A1 WO 2009075074A1
Authority
WO
WIPO (PCT)
Prior art keywords
real time
packet
information processing
transferred
received
Prior art date
Application number
PCT/JP2008/003552
Other languages
French (fr)
Japanese (ja)
Inventor
Tatsuya Maruyama
Tsutomu Yamada
Norihisa Yanagihara
Original Assignee
Hitachi Industrial Equipment Systems Co., Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Industrial Equipment Systems Co., Ltd. filed Critical Hitachi Industrial Equipment Systems Co., Ltd.
Publication of WO2009075074A1 publication Critical patent/WO2009075074A1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/387—Information transfer, e.g. on bus using universal interface adapter for adaptation of different data processing systems to different peripheral devices, e.g. protocol converters for incompatible systems, open system

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Small-Scale Networks (AREA)
  • Computer And Data Communications (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

When a packet such as a control instruction requiring a real time execution is received in a computer in which a general-purpose OS is operating, it is impossible to guarantee a temporal constriction posed on the real time processing. As shown in Fig. 1, a computer component (104) which has received a packet from a network (101) judges whether the packet is to be transferred in real time by using a user logic IC (114). If the packet is to be transferred in a real time, a priority queue of a communication buffer (116) is selected and the packet is immediately transferred to other computer component (104) which can perform a real time process. Simultaneously with this, interrupt signal lines (126, 118) are asserted so as to report an interrupt signal indicating a real time transfer.
PCT/JP2008/003552 2007-12-13 2008-12-02 Information processing device and information processing method WO2009075074A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007322144A JP4951486B2 (en) 2007-12-13 2007-12-13 Information processing apparatus and information processing method
JP2007-322144 2007-12-13

Publications (1)

Publication Number Publication Date
WO2009075074A1 true WO2009075074A1 (en) 2009-06-18

Family

ID=40755323

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/003552 WO2009075074A1 (en) 2007-12-13 2008-12-02 Information processing device and information processing method

Country Status (2)

Country Link
JP (1) JP4951486B2 (en)
WO (1) WO2009075074A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7087921B2 (en) * 2018-10-31 2022-06-21 富士通株式会社 Processing framework linkage device, processing framework linkage method and processing framework linkage program

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09163462A (en) * 1995-12-12 1997-06-20 Inmeru:Kk Multiple dwelling house information processing system
JP2000067115A (en) * 1998-08-18 2000-03-03 Nec Corp System and method for distributing data
JP2000332787A (en) * 1999-05-21 2000-11-30 Hitachi Ltd Packet relay device and packet priority setting method
JP2001119331A (en) * 1999-10-18 2001-04-27 Matsushita Electric Ind Co Ltd Inter-vehicle communication method and relay device
JP2002290493A (en) * 2001-03-22 2002-10-04 Fujitsu Denso Ltd Data transfer system and transmission side and reception side devices
JP2003179636A (en) * 2001-12-12 2003-06-27 Fujitsu Ltd Congestion control system for VoIP network
JP2005513917A (en) * 2001-12-10 2005-05-12 シーメンス　アクチエンゲゼルシヤフト Method for transmitting data of applications having different qualities
JP2007034582A (en) * 2005-07-26 2007-02-08 Hitachi Industrial Equipment Systems Co Ltd Inter-module communication device

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63142739A (en) * 1986-12-04 1988-06-15 Nec Corp Data transmission system
JPH1070534A (en) * 1996-08-28 1998-03-10 Taisei Corp Data transfer method between computers
JPH11136309A (en) * 1997-10-28 1999-05-21 Omron Corp Data processing system
WO2004036440A1 (en) * 2002-10-16 2004-04-29 Matsushita Electric Industrial Co., Ltd. Ic card, data transfer device, data transfer method, and data transfer method program

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09163462A (en) * 1995-12-12 1997-06-20 Inmeru:Kk Multiple dwelling house information processing system
JP2000067115A (en) * 1998-08-18 2000-03-03 Nec Corp System and method for distributing data
JP2000332787A (en) * 1999-05-21 2000-11-30 Hitachi Ltd Packet relay device and packet priority setting method
JP2001119331A (en) * 1999-10-18 2001-04-27 Matsushita Electric Ind Co Ltd Inter-vehicle communication method and relay device
JP2002290493A (en) * 2001-03-22 2002-10-04 Fujitsu Denso Ltd Data transfer system and transmission side and reception side devices
JP2005513917A (en) * 2001-12-10 2005-05-12 シーメンス　アクチエンゲゼルシヤフト Method for transmitting data of applications having different qualities
JP2003179636A (en) * 2001-12-12 2003-06-27 Fujitsu Ltd Congestion control system for VoIP network
JP2007034582A (en) * 2005-07-26 2007-02-08 Hitachi Industrial Equipment Systems Co Ltd Inter-module communication device

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
YOICHI NASUNO ET AL.: "Router de Kyoka suru IP Network Dai 4 Kai QoS", NIKKEI NETWORK, no. 57, 22 December 2004 (2004-12-22), pages 184 - 189 *

Also Published As

Publication number Publication date
JP4951486B2 (en) 2012-06-13
JP2009146123A (en) 2009-07-02

Similar Documents

Publication Publication Date Title
US9798645B2 (en) Embedding stall and event trace profiling data in the timing stream
KR101083182B1 (en) Method and system for instruction stuffing operations during non-intrusive digital signal processor debugging
WO2006083836A3 (en) Transmit completion event batching
KR20100135282A (en) Virtual interrupt mode interface
TW201636841A (en) A method, apparatus and system for integrating devices in a root complex
WO2006083868A3 (en) Including descriptor queue empty events in completion events
JP2009026113A (en) Simulation apparatus and program
TWI566181B (en) Non-transitory machine-readable medium, computer implemented method and device to coalesce an execution of a plurality of timers
TWI619078B (en) Host controller, method operational on a host controller for communicating with a target device and readable storage medium
CN110175139B (en) Universal debugging method for USB (Universal Serial bus) equipment and USB equipment
EP3244318A1 (en) Method and unit for handling interrupts in a system
US20230362084A1 (en) Rational value rate limiter
CN101639791A (en) Method for improving interruption delay of embedded type real-time operation system
WO2009075074A1 (en) Information processing device and information processing method
WO2015108740A1 (en) Network communication using intermediation processor
WO2008084541A1 (en) Receiver and control method for strting of the same
DE60230241D1 (en) INTERRUPTED ACCELERATOR FOR A DIGITAL SIGNAL PROCESSOR
CN101770405A (en) Method for debugging serial notebook computer
CN102402492B (en) A communication method between a server management module and a sequence control module
CN107391406B (en) Microprocessor for protocol processing and protocol processing method
TW200710665A (en) Information processing device, information processing method, and program
CN102929644B (en) A kind of embedded operating control device for computer hardware experiment microprocessor
KR100777568B1 (en) High speed real time monitoring method of embedded system
CN103577259B (en) method for actively triggering event and related computer system
CN101764792A (en) Method for identifying frame address in asynchronous communication control

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08860368

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08860368

Country of ref document: EP

Kind code of ref document: A1