WO2005064617A1 - Data write-in method for flash memory - Google Patents
Data write-in method for flash memory Download PDFInfo
- Publication number
- WO2005064617A1 WO2005064617A1 PCT/CN2004/001446 CN2004001446W WO2005064617A1 WO 2005064617 A1 WO2005064617 A1 WO 2005064617A1 CN 2004001446 W CN2004001446 W CN 2004001446W WO 2005064617 A1 WO2005064617 A1 WO 2005064617A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- flash
- flash memory
- logical block
- data writing
- instruction
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/08—Address circuits; Decoders; Word-line control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
Definitions
- the present invention relates to a method for writing data to a flash memory medium, and particularly to a method for writing data to two or more flash memory chips. Background technique
- flash memory chips Flash have been widely used in mobile storage devices.
- flash memory chips due to the characteristics of the flash memory chip and the defects in the existing data operation methods, the operation speed of this type of mobile storage device is low.
- the storage space of each Flash (referred to as a flash memory chip) is generally divided into multiple memory blocks (blocks, that is, physical blocks). Each memory block is composed of multiple pages.
- Blocks that is, physical blocks.
- Each memory block is composed of multiple pages.
- Data is written in units of pages, while erasure can only be performed in units of blocks. Therefore, according to user operations, the operating system writes new data to the flash chip or writes data to the original by a specific write data instruction.
- the data to be retained in the storage block pointed to by the specified address in the data write order (hereinafter referred to as the original block) must be "relocated” from the original block to another storage block (hereinafter referred to as To the corresponding page of the new block), and write the new data required by the write data instruction to the original block into the corresponding page of the new block, and then erase the original block, replacing the logical address of the original block with the logical address of the new block Among them, the write program operation and the erase operation are the most time-consuming.
- the flow of the existing Flash write operation is: write programming, and then wait for the close-up programming to complete, and then perform the erase operation after the write programming is completed, and then continue to the next write programming.
- This method is necessary for one piece of Flash (the "one piece of Flash” described in this article is intended to correspond to one chip select signal, if there are two chip select signals, it is regarded as "two pieces of Flash"), because only one With a chip select signal, two different operations cannot be performed at the same time, that is, it cannot be programmed at the same time, but for a storage device containing multiple flashes, if data is still written in accordance with the above write operation flow, the flash memory chip is severely restricted Write operation speed, and currently the capacity of mobile storage devices is getting larger and larger, the use of multiple flash is an inevitable trend, so how to increase the write speed of flash memory chips has become an urgent problem. Summary of the invention
- An object of the present invention is to provide a method for writing data in a flash memory medium, so as to solve the disadvantages of low operation speed and efficiency of the existing data operation technology of the flash memory chip.
- the flash media data writing method of the present invention is implemented by the following technical solutions:
- the method includes: corresponding physical blocks in two flash memory chips respectively to an odd logical block address and an even logical block address; parsing from a data write instruction Write the logical block address corresponding to the write operation; determine the parity of the logical block address and select the corresponding flash chip among the two flash chips according to the parity of the logical block address; operate the corresponding flash chip
- a physical block corresponding to the logical block address is used to detect whether the other one of the two flash memory chips needs to be programmed or erased after issuing a program or erase command to the physical block.
- a programming or erasing operation is required, a programming or operation command is issued to the physical block that needs to be operated in the another piece of flash memory chip.
- a programming operation or an erasing operation can be performed on one flash memory chip while a programming or erasing operation is performed on another flash memory chip, thereby greatly saving the time of a writing operation and increasing the speed of data writing.
- FIG. 1 is a schematic diagram of a logical block address distribution corresponding to a physical block in two flash memory chips in an embodiment of a flash media data writing method according to an embodiment of the present invention
- FIG. 2 is a schematic flowchart of a method for writing data into a flash memory medium according to the present invention
- FIG. 3 is a schematic diagram of the first process of the flash media data writing method of the present invention
- FIG. 4 is a schematic diagram of the second process of the flash media data writing method of the present invention. detailed description
- a flash media data writing method is used to improve the speed of data writing to two or more flash memory chips.
- the two flash memory chips refer to flash memory chips corresponding to two chip select signals, including a physical chip. But the flash chip contains two chip select signals.
- FIG. 1 is a schematic diagram of the logical block address distribution corresponding to the physical blocks of two flash chips in the flash media data writing method of the present invention.
- the physical blocks in the two flash chips are respectively Corresponding to an odd logical block address and an even logical block address
- a flash memory chip containing only the odd logical block address is referred to as a first flash memory chip
- a flash memory chip containing only an even logical block address is referred to as a second flash memory chip.
- the odd logical block address of the first flash memory chip and the even logical block address of the second flash memory chip can be combined into a continuous logical block address.
- FIG. 2 is a schematic diagram of the overall process of the present invention. After the controller receives a data write operation instruction from the host:
- step 300 The overall process begins, step 300;
- step 302 the controller obtains the start logical address of the write operation instruction and the number of sectors to be written according to the data write operation instruction;
- step 304 where the starting logical address in step 302 is parsed to obtain the logical block address to be written;
- step 306 determines the parity of the logical block address in step 304: If the logical block address is odd, proceed to step 308, and in step 308 write data to the first flash memory chip that manages the odd logical block address The physical block corresponding to the logical block address, and then the flow proceeds from step 308 to step 310.
- step 310 a write process is called. If the logical block address is an even number, it proceeds to step 312. In step 312, data is written to the management odd number. The physical block corresponding to the logical block address in the second flash chip of the logical block address, and then the process proceeds from step 312 to step 314. In step 314, the write process is called.
- FIG. 3 is a flash memory medium of the present invention. Schematic diagram of write process one of the data write method, as shown in FIG. 3, the work flow of the present invention is transferred from step 310 of the general process to step 102 of write process one:
- step 102 the controller operates the physical block in step 308, including sending a programming and erasing command, and sending a program to the physical block when the physical block is to be programmed or erased. Or erase command, to determine whether a second flash memory chip is to be programmed or erased after sending the program or erase command;
- step 106 the controller sends a programming or erasing command to a physical block in the second flash memory chip that needs to be operated, and sends a programming command if a programming operation is needed, such as Send an erase command if an erase operation is required;
- step 104 the controller determines the physical block in the first flash memory chip. Whether the operation ends
- step 104 If the operation of the physical block in the first flash memory chip has not ended, the write process returns from step 104 to step 102;
- step 104 If the operation of the physical block in the first flash memory chip has ended, the process proceeds from step 104 to step 108;
- step 108 the controller subtracts the number of sectors written (the number of sectors has been obtained in step 302), and determines whether the subtraction result is zero. Whether the data write operation instruction is completed, if it is zero, it is judged that the data write operation instruction has been completed; if it is not zero, it is judged that the data write operation instruction has not been completed; if the data write operation instruction has been completed, enter Step 110 ends the entire process;
- step 112 the write process 1 is transferred to the write process 2.
- FIG. 4 is a schematic diagram of a write process 2 of a method for improving a data write speed of a flash memory chip according to the present invention. As shown in FIG. Step 202 of the second:
- step 202 the controller operates the physical block in step 312, and when the physical block is to perform a write program operation or an erase operation, it sends a program command or an erase command to the physical block, After sending a program command or erase command, determine whether the first flash chip is to be programmed or erased:
- step 206 the controller sends physical blocks that need to be operated in the first flash memory chip. Program or erase command, send a program command if a program operation is needed, and send an erase command if an erase operation is needed;
- step 204 the controller determines that the second chip is Whether the operation of the physical block in the flash memory chip ends;
- step 202 If the operation of the physical block in the second flash memory chip has not ended, the write flow two returns from step 204 to step 202;
- step 208 If the operation of the physical block in the first flash memory chip has ended, the write flow two proceeds from step 204 to step 208;
- step 208 the controller subtracts the number of sectors that need to be written (the number of sectors has been obtained in step 302), and determines whether the subtraction result is zero. Whether the data write operation instruction is completed, if it is zero, it is judged that the data write operation instruction has been completed; if it is not zero, it is judged that the data write operation instruction has not been completed; if the data write operation instruction has been completed, enter Step 210 ends the entire process;
- step 212 If the data write operation instruction is not completed, the process proceeds to step 212, and the write process one is called in step 212.
- the physical blocks of each two flash memory chips correspond to an odd logical block address and an even logical block address, respectively, and the data write operation is performed in units of two flash memory chips.
- the data writing operation method of the chip is the same as the method described in the above embodiment.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Read Only Memory (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/584,778 US20070118681A1 (en) | 2003-12-31 | 2004-12-14 | Data write-in method for flash memory |
DE602004019248T DE602004019248D1 (en) | 2003-12-31 | 2004-12-14 | |
JP2006545886A JP4921174B2 (en) | 2003-12-31 | 2004-12-14 | How to write data to flash memory |
KR1020067015286A KR101087313B1 (en) | 2003-12-31 | 2004-12-14 | Data write-in method for flash memory |
EP04802459A EP1701358B1 (en) | 2003-12-31 | 2004-12-14 | Data write-in method for flash memory |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2003101177142A CN100433195C (en) | 2003-12-31 | 2003-12-31 | Flash memory medium data writing method |
CN200310117714.2 | 2003-12-31 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2005064617A1 true WO2005064617A1 (en) | 2005-07-14 |
Family
ID=34716082
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2004/001446 WO2005064617A1 (en) | 2003-12-31 | 2004-12-14 | Data write-in method for flash memory |
Country Status (8)
Country | Link |
---|---|
US (1) | US20070118681A1 (en) |
EP (1) | EP1701358B1 (en) |
JP (1) | JP4921174B2 (en) |
KR (1) | KR101087313B1 (en) |
CN (1) | CN100433195C (en) |
AT (1) | ATE421758T1 (en) |
DE (1) | DE602004019248D1 (en) |
WO (1) | WO2005064617A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106844226A (en) * | 2016-12-31 | 2017-06-13 | 昊宏广泰(北京)科技有限公司 | Bandwidth carrier based on norflash is from node control method |
CN114816833A (en) * | 2022-04-15 | 2022-07-29 | 巨翊科技(上海)有限公司 | Flash data writing method, device and system |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100410864C (en) * | 2004-05-31 | 2008-08-13 | 深圳市朗科科技有限公司 | Data distribution method for improving data access speed |
KR100669351B1 (en) * | 2005-07-29 | 2007-01-16 | 삼성전자주식회사 | Method and apparatus for programming multi level cell flash memory device |
US7130222B1 (en) * | 2005-09-26 | 2006-10-31 | Macronix International Co., Ltd. | Nonvolatile memory with program while program verify |
KR100769776B1 (en) * | 2006-09-29 | 2007-10-24 | 주식회사 하이닉스반도체 | A method for programming a nand flash memory device |
KR100889781B1 (en) * | 2007-04-30 | 2009-03-20 | 삼성전자주식회사 | Memory system storing multi-bit data, program method thereof, and computing system including the same |
TWI381384B (en) * | 2008-03-11 | 2013-01-01 | Netac Technology Co Ltd | A method for improving accessing speed of flash memory medium |
CN101533663B (en) * | 2008-03-11 | 2014-07-16 | 深圳市朗科科技股份有限公司 | Method for improving flash memory medium data access speed |
CN101571832B (en) * | 2008-04-29 | 2013-07-17 | 群联电子股份有限公司 | Data writing method, quick flashing memory system using same and a controller thereof |
CN101488364B (en) * | 2009-02-10 | 2012-06-27 | 成都市华为赛门铁克科技有限公司 | Flash memory control method, apparatus and system |
CN101540201B (en) * | 2009-04-22 | 2012-06-27 | 华为技术有限公司 | Testing method and device for multi-bank flash-memory |
CN102541755B (en) * | 2010-12-29 | 2015-09-30 | 深圳市硅格半导体有限公司 | The method of flash memories and reception data thereof |
CN102945208B (en) * | 2012-10-25 | 2016-09-14 | 记忆科技(深圳)有限公司 | Multiuser hard disk system and its implementation |
US9658788B2 (en) | 2014-05-28 | 2017-05-23 | Sandisk Technologies Llc | Systems and methods for immediate physical erasure of data stored in a memory system in response to a user command |
CN112347524B (en) * | 2020-10-13 | 2024-07-02 | 深圳市宏旺微电子有限公司 | Flash memory programming method and device and electronic equipment |
CN112256203B (en) * | 2020-10-26 | 2023-04-28 | 山东盖特航空科技有限公司 | Writing method, device, equipment, medium and system of FLASH memory |
CN113111013B (en) * | 2021-04-19 | 2023-09-01 | 深圳芯邦科技股份有限公司 | Flash memory data block binding method, device and medium |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1362708A (en) * | 2001-01-02 | 2002-08-07 | 吴秀林 | Read-write method for flash memory chip |
JP2003085039A (en) * | 2001-09-11 | 2003-03-20 | Sanmei Electric Co Ltd | Data writ method in flash memory |
JP2003132687A (en) * | 2001-10-25 | 2003-05-09 | Kyocera Corp | Write-in method for flash rom |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0731582B2 (en) * | 1990-06-21 | 1995-04-10 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Method and apparatus for recovering parity protected data |
JP2768618B2 (en) * | 1992-08-28 | 1998-06-25 | シャープ株式会社 | Semiconductor disk device |
JP3105092B2 (en) * | 1992-10-06 | 2000-10-30 | 株式会社東芝 | Semiconductor memory device |
US5453957A (en) * | 1993-09-17 | 1995-09-26 | Cypress Semiconductor Corp. | Memory architecture for burst mode access |
JP3308684B2 (en) * | 1993-11-15 | 2002-07-29 | 株式会社日立国際電気 | Voice flight data recorder |
US5671439A (en) * | 1995-01-10 | 1997-09-23 | Micron Electronics, Inc. | Multi-drive virtual mass storage device and method of operating same |
JPH08263361A (en) * | 1995-03-23 | 1996-10-11 | Mitsubishi Electric Corp | Flash memory card |
US5671388A (en) * | 1995-05-03 | 1997-09-23 | Intel Corporation | Method and apparatus for performing write operations in multi-level cell storage device |
US6081878A (en) * | 1997-03-31 | 2000-06-27 | Lexar Media, Inc. | Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices |
JP3550293B2 (en) * | 1997-12-26 | 2004-08-04 | 株式会社ルネサステクノロジ | High-speed rewritable storage device using nonvolatile memory and data rewriting method of the storage device |
JP2000259448A (en) * | 1999-03-11 | 2000-09-22 | Sharp Corp | Program debugging device |
US6141249A (en) * | 1999-04-01 | 2000-10-31 | Lexar Media, Inc. | Organization of blocks within a nonvolatile memory unit to effectively decrease sector write operation time |
JP3938842B2 (en) * | 2000-12-04 | 2007-06-27 | 富士通株式会社 | Semiconductor memory device |
JP4059473B2 (en) * | 2001-08-09 | 2008-03-12 | 株式会社ルネサステクノロジ | Memory card and memory controller |
GB0123416D0 (en) * | 2001-09-28 | 2001-11-21 | Memquest Ltd | Non-volatile memory control |
JP2003330791A (en) * | 2002-05-17 | 2003-11-21 | Matsushita Electric Ind Co Ltd | Flash memory control device |
US7136986B2 (en) * | 2002-11-29 | 2006-11-14 | Ramos Technology Co., Ltd. | Apparatus and method for controlling flash memories |
US20050005058A1 (en) * | 2003-07-01 | 2005-01-06 | Wee-Kuan Gan | Interleaving management method for upgrading data processing speed |
US20050010717A1 (en) * | 2003-07-07 | 2005-01-13 | Soo-Ching Ng | Access and data management method using double parallel tracks for flash memory cells |
TW200515147A (en) * | 2003-10-17 | 2005-05-01 | Matsushita Electric Ind Co Ltd | Semiconductor memory device, controller, and read/write control method thereof |
-
2003
- 2003-12-31 CN CNB2003101177142A patent/CN100433195C/en not_active Expired - Lifetime
-
2004
- 2004-12-14 JP JP2006545886A patent/JP4921174B2/en active Active
- 2004-12-14 AT AT04802459T patent/ATE421758T1/en not_active IP Right Cessation
- 2004-12-14 KR KR1020067015286A patent/KR101087313B1/en active IP Right Grant
- 2004-12-14 EP EP04802459A patent/EP1701358B1/en active Active
- 2004-12-14 DE DE602004019248T patent/DE602004019248D1/de active Active
- 2004-12-14 WO PCT/CN2004/001446 patent/WO2005064617A1/en active Application Filing
- 2004-12-14 US US10/584,778 patent/US20070118681A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1362708A (en) * | 2001-01-02 | 2002-08-07 | 吴秀林 | Read-write method for flash memory chip |
JP2003085039A (en) * | 2001-09-11 | 2003-03-20 | Sanmei Electric Co Ltd | Data writ method in flash memory |
JP2003132687A (en) * | 2001-10-25 | 2003-05-09 | Kyocera Corp | Write-in method for flash rom |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106844226A (en) * | 2016-12-31 | 2017-06-13 | 昊宏广泰(北京)科技有限公司 | Bandwidth carrier based on norflash is from node control method |
CN114816833A (en) * | 2022-04-15 | 2022-07-29 | 巨翊科技(上海)有限公司 | Flash data writing method, device and system |
CN114816833B (en) * | 2022-04-15 | 2023-07-18 | 巨翊科技(上海)有限公司 | Writing method, device and system of flash data |
Also Published As
Publication number | Publication date |
---|---|
DE602004019248D1 (en) | 2009-03-12 |
ATE421758T1 (en) | 2009-02-15 |
US20070118681A1 (en) | 2007-05-24 |
CN1635580A (en) | 2005-07-06 |
KR101087313B1 (en) | 2011-11-25 |
CN100433195C (en) | 2008-11-12 |
EP1701358B1 (en) | 2009-01-21 |
JP2007517295A (en) | 2007-06-28 |
EP1701358A4 (en) | 2007-03-28 |
EP1701358A1 (en) | 2006-09-13 |
KR20060133561A (en) | 2006-12-26 |
JP4921174B2 (en) | 2012-04-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2005064617A1 (en) | Data write-in method for flash memory | |
US7631142B2 (en) | Method and apparatus for selectively storing data into cache or nonvolatile memory | |
EP2306321B1 (en) | Increasing memory performance in flash memory devices by performing simultaneous write operation to multiple devices | |
US8234466B2 (en) | Flash memory storage system applying SLC NAND flash memory and MLC NAND flash memory and data writing method thereof | |
US8055873B2 (en) | Data writing method for flash memory, and controller and system using the same | |
JP5612514B2 (en) | Nonvolatile memory controller and nonvolatile storage device | |
US20080098193A1 (en) | Methods and Apparatus for Reallocating Addressable Spaces Within Memory Devices | |
US7610442B2 (en) | Dual journaling store method and storage medium thereof | |
US20100011154A1 (en) | Data accessing method for flash memory and storage system and controller using the same | |
US7564721B2 (en) | Method and apparatus for improving storage performance using a background erase | |
JP2000067574A (en) | Semiconductor memory | |
JPWO2005029311A1 (en) | Semiconductor memory card, semiconductor memory control device, and semiconductor memory control method | |
CN111108488B (en) | Memory block recovery method and device | |
US8074128B2 (en) | Block management and replacement method, flash memory storage system and controller using the same | |
US7519764B2 (en) | Apparatus and method for detecting data validity in flash memory | |
CN103389941A (en) | Memorizer formatting method, memorizer controller and memorizer memory device | |
JP2012521032A (en) | SSD controller and operation method of SSD controller | |
JPH11282765A (en) | External storage device using flash memory | |
JP4594944B2 (en) | Memory control device | |
US20070250661A1 (en) | Data recording apparatus and method of controlling the same | |
CN107229413B (en) | Memory management method, memory control circuit unit and memory storage device | |
JP2003233994A (en) | Control system for nonvolatile semiconductor memory chip | |
TWI232466B (en) | Method for updating data of non-volatile memory | |
JP2003263894A (en) | Method for controlling nonvolatile semiconductor memory device | |
JP3865530B2 (en) | Nonvolatile semiconductor memory and semiconductor memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2006545886 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2004802459 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020067015286 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2004802459 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020067015286 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007118681 Country of ref document: US Ref document number: 10584778 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 10584778 Country of ref document: US |